182 views

Uploaded by idescitation

Quantum cellular automata (QCA) is a new
technology in nanometre scale (<18nm) to support nano
technology. QCA is very effective in terms of high space density
and power dissipation and will be playing a major role in the
development of the Quantum computer with low power
consumption and high speed. This paper describes the design
and layout of a 2-bit ALU based on quantum-dot cellular
automata (QCA) using the QCADesigner design tool. The
ALU design is based on combinational circuits which reduces
the required hard-ware complexity and allows for reasonable
simulation times. The paper aims to provide evidence that
QCA has potential applications in future Quantum computers,
provided that the underlying technology is made feasible.
Design has been made using certain combinational circuits
by using Majority gate, AND, OR, NOT, X-OR in QCA. 2 bit
ALU needs the design of Logical Extender, Arithmetic
Extender and the Full adder circuits using QCA. The QCA is
a novel tool to realize Nano level digital devices and study and
analyze their various parameters.

save

- Hardware Slides 14
- HT1621.pdf
- At Speed Occ
- 82C84
- ALU Report
- Data
- AY0438
- QCA Script
- DIPLOMO IN COMPUTER APPLICATION
- VendingHDL_FPGA.pdf
- Design of up/down counter based on dual mode logic and Low power Hybrid dual mode dynamic flip-flop
- Digital Electronics
- Clocking Notes
- A Simple LED Lamp Circuit From Scrap
- Phonogene Manual
- Advantages_of_latch_based_design
- 05468892
- Student Project 1
- 8086_88 Device Specifications
- ADVANCED VLSI CHAP8-4
- GPS DCS Time Syhchronisation
- sed1520
- Isolated Flyback Converter Designing, Modeling and Suitable Control Strategies
- A Low Cost Wireless Interfacing Device between PS/2 Keyboard and Display
- Testing of Boost Rectification of Back-to-Back Converter for Doubly Fed Induction Generator
- Simulation based Study of FPGA Controlled Single- Phase Matrix Converter with Different Types of Loads
- Effect of Electrostatic Discharge on Analog Circuits
- Microcontroller based Digital Trigger Circuit for Converter
- 581-517-525DNA based Password Authentication Scheme using Hyperelliptic Curve Cryptography for Smart Card
- Computational Analysis of 3-Dimensional Transient Heat Conduction in the Stator of an Induction Motor during Reactor Starting using Finite Element Method
- Simulation and Analysis of Electric Control System for Metal Halide High Intensity Discharge Lamps
- Congestion Management using Optimal Choice and Allocation of FACTS Controllers
- Delta Domain Modeling and Identification Using Neural Network
- Selective Harmonic Elimination of Three Phase Bidirectional AC Buck Converter for Power Quality Improvement
- Modified Adaptive Lifting Structure Of CDF 9/7 Wavelet With Spiht For Lossy Image Coding
- Low Power Full Adder using 9T Structure
- Study of Logic Gates Using Quantum Cellular Automata
- Design of Series Feed Microstrip Patch Antenna Array using HFSS Simulator
- Comparison of CMOS Current Mirror Sources
- Design of Switched Reluctance Motor for Three Wheeler Electric Vehicle
- Static-Noise-Margin Analysis of Modified 6T SRAM Cell during Read Operation
- MTJ-Based Nonvolatile 9T SRAM Cell
- A Three-to-Five-Phase Matrix Converter BasedFive- Phase Induction Motor Drive System
- Power Quality Parameters Measurement Techniques
- Three Degree of Freedom Control of Inverted Pendulum by using Repulsive Magnetic Levitation
- Informe Capacitores
- Vigas
- Trabajo Final Fluidos Este Este
- cfs-b-1-2009
- Electrical Charge
- Enlace-Atomico
- Strass conici preciosa Maxima
- Modelo Matematico
- dioxido de titanio
- Microtremor Survey
- Presentacion de Curso de Pararrayo
- Detalle Del Refuerzo
- Metodo Dos Elementos Finitos Em - Luiz Eloy
- Prob4_Sol
- corregido-flujo turbulento en pozos de gas.pptx
- 1948-Vector and Tensor Analysis
- TECNOLOGIA FERROVIARIA
- Exreab1 Analitica
- 3 medio energia mecanica
- 670650
- Calculo de Rigideces
- La Homotecia y El Plano Cartesiano
- Discussion Physical chemistry exp 1
- Teoria_Pavimentação
- Form Additive Subtractive
- c 029102
- Modified Jominy Test for Determining the Critical Cooling Rate for Intercritically Annealed Dual Phase Steels [2]
- engineering mechanics
- Pump Clinic 33
- Electrónica Apuntes 2013-14

You are on page 1of 6

2, Jan 2013

**Two Bit Arithmetic Logic Unit (ALU) in QCA
**

Namit Gupta1, K.K. Choudhary2 and Sumant Katiyal3

1

Department of Electronics, SVITS, Baroli, Sanwer Road, Indore, India namitg@hotmail.com 2 Department of Physics, SVITS, Baroli, Sanwer Road, Indore, India Kkchoudhary1@yahoo.com 3 School of Electronics, DAVV, Takshshila Campus, Indore, India Sumant578@yahoo.com To date, proof of concept QCA cells have been experimentally verified using a device which exploits the Coulomb blockade phenomenon [10], although the originally proposed cell is still beyond present fabrication capabilities. As a result, investigators are currently looking at creating QCA cells using single molecules [11].

Abstract – Quantum cellular automata (QCA) is a new technology in nanometre scale (<18nm) to support nano technology. QCA is very effective in terms of high space density and power dissipation and will be playing a major role in the development of the Quantum computer with low power consumption and high speed. This paper describes the design and layout of a 2-bit ALU based on quantum-dot cellular automata (QCA) using the QCADesigner design tool. The ALU design is based on combinational circuits which reduces the required hard-ware complexity and allows for reasonable simulation times. The paper aims to provide evidence that QCA has potential applications in future Quantum computers, provided that the underlying technology is made feasible. Design has been made using certain combinational circuits by using Majority gate, AND, OR, NOT, X-OR in QCA. 2 bit ALU needs the design of Logical Extender, Arithmetic Extender and the Full adder circuits using QCA. The QCA is a novel tool to realize Nano level digital devices and study and analyze their various parameters. Keywords - ALU, Nano-technology, QCA.

I. INTRODUCTION Quantum Dot cellular automata (QCA) is an emerging technology that takes advantage of quantum effects, which become increasingly apparent at the scale of a few nanometers. Previous work has shown that QCA has several novel features not available with conventional FET-based circuits [1]. Although the design cost function is different from FETbased technologies [2], a significant effort has already been started into exploring alternative arithmetic architectures that are portable to QCA, such as systolic arrays and bit-serial circuits. Recently, several successful studies into computer arithmetic and memory structures have provided further motivation for research into the realization of QCA technology [2-8]. The QCA cell [9] consists of a system of four quantum dots charged with only two free electrons. Electrostatic repulsion between these electrons force them to occupy only the diagonal sites creating a so called “polarization” used to encode binary information, as seen in Figure 1. Interactions between neighboring cells allow for the layout of functional circuits, where the objective is to layout the cells in such a way that the ground state polarization of the output cells represents the correct output of a function to a given set of input vectors. The software simulation tool used for the realization of this technology is QCADesigner [15] by Walus group at university of British Colombia. © 2013 ACEEE DOI: 01.IJRTET.8.2.57 35

Fig 1: QCA Cell

At first, it may appear premature to begin in depth investigations into the design of large circuits such as the one proposed here prior to the realization of a final technology. However, due to the capabilities of today’s computers, the cost of such investigations is relatively low when compared to experimental studies. Such investigations provide a feedback mechanism in the development loop that can fairly rapidly include or exclude new device implementation concepts based on their potential application in these larger circuits. Using simulations we have, for example, identified a fundamental requirement for multilayer capability in complex circuits, previously believe unnecessary [12]. The physical interactions between cells may be used to realize elementary Boolean logic functions. The basic logic gates in QCA are the Majority logic function and the Inverter which are illustrated in Fig. 2. The Majority logic function can be realized by only 5 QCA cells. The logic AND function can be implemented from a Majority logic function by setting one input permanently to 0 and the logic OR function can be Implemented from a Majority logic function by setting one input permanently to 1.

Full Paper Int. J. on Recent Trends in Engineering and Technology, Vol. 8, No. 2, Jan 2013 the designer the ability to create more complicated and dense circuits. They also decrease the probability of error in the circuit. However, smaller clocking zones are generally more difficult to fabricate. III. QCA INFORMATION FLOW Switching is driven by perturbations introduced by outside influences, such as neighboring cells, which cause the cell to switch from one polarization to another as illustrated in Fig. 4. This involves the transfer of electrons between the sites of the cell, which is made possible due to quantum mechanical tunneling. Quantum tunneling enables particles to be transmitted through potential barriers without having the required energy to overcome the barrier. The design of QCA circuits involves finding a layout of cells, where the ground state of the layout for a particular set of boundary conditions provided by the inputs is the solution to the designed logical function. By providing a suitable environment, the cell will relax to the ground state. Changes in the boundary conditions (input values) cause the system to relax to a new ground state, and a new output. Unfortunately, computing with the ground state implies that the system is sensitive to temperature effects. In order for the system to be thermodynamically robust, the kink energy, Ekink, and other relevant energies must be larger than the thermal ambient energy KBT.

(b) QCA Majority Voter Fig 2: QCA Logic Gates

II. QCA CLOCKING AND DEVICE LEVEL LATCHING Unlike the transistor, a basic QCA cell has no inherent directionality for information flow, and a circuit made of unclocked cells would propagate information in uncontrollable directions. In order to control the flow of information in a QCA circuit, four clock signals, each shifted in phase by 90o, as shown in Figure 3, are used [13,14]. These clock signals are expected to be generated by a supporting technology such as a CMOS circuit which is used to control the tunneling ability of electrons within the cell.

Fig 4: QCA Wire

IV. ARCHITECTURE OF ALU The Arithmetic Logic Unit (ALU) performs the basic arithmetic and logical operation and consists of arithmetic extender, logical extender and a full adder as shown in figure 5. Three control signals determine the operation of the ALU. M is the mode control variable used to select between arithmetic and logical operations. S1 and S0 are used in combination with M to select between the eight arithmetic and logical operation the ALU supports.

Fig 3: QCA Clocking Zones

The clock signals act to pump information in controlled directions in the circuit as a result of the successive latching and unlatching in cells connected to different clock phases. For example, a wire, which is clocked from left to right with increasing clocking zones, will carry information in the same direction; i.e., from left to right. This acts to pipeline QCA circuits at a device level. QCA wires allow more than one bit of information to be propagated along the same wire at any one time. When the clock drops it latches the cells into one of two possible polarizations based on the influence of all its neighboring cells. When the clock signal is high, the cells are relaxed, and have no polarization. The minimum size of the clocking zone is determined by the minimum feature size of the technology used to support clocking. Large clocking zones can be problematic because signals traveling down long QCA wires have increased probability of error from outside influences. These include thermal effects, which can potentially flip the state of a cell. Small clocking zones allow © 2013 ACEEE DOI: 01.IJRTET.8.2.57 36

Fig 5: Architecture of ALU

Full Paper Int. J. on Recent Trends in Engineering and Technology, Vol. 8, No. 2, Jan 2013 A. Arithmetic Extender The Arithmetic extender modifies the second operand and passes it to the Full adder to the arithmetic as shown in Table I and Table II.

TABLE I. FUNCTION TABLE OF ARITHMETIC EXTENDER TABLE III. FUNCTION TABLE OF LOGICAL EXTENDER

TABLE IV. FUNCTION T ABLE OF LOGICAL EXTENDER

TABLE II. T RUTH T ABLE OF ARITHMETIC EXTENDER

According to truth table we write Boolean equation of arithmetic extender shown in equation (1) and design logic circuit of arithmetic extender shown in fig. 6. (1)

Fig 7: Logic Circuit of Logical Extender Fig 6: Logic Circuit of Arithmetic Extender

B. Logical Extender The logic operations are performed in the logic extender as evident from Table III and Table IV. The FAs are used simply as connection for the outputs. According to truth table we write Boolean equation of logical extender shown in equation (2) and design logic circuit of logical extender shown in fig. 7. (2) © 2013 ACEEE DOI: 01.IJRTET.8.2.57 37

C. Full Adder Full adder performs the addition of three bits. In full adder, (Refer Table V) we have given three inputs X, Y and C0, where C0 is carry in signals shown in equation (3). (3) The Boolean equations for Full adder are shown in equations (4) & (5) and logic circuit of full adder as shown in figure 8. (4) (5)

**Full Paper Int. J. on Recent Trends in Engineering and Technology, Vol. 8, No. 2, Jan 2013
**

TABLE V. T RUTH TABLE OF FULL ADDER

Fig 9B: QCA layout of two bit ALU Fig 8: Logic Circuit of Full adder

VI. SIMULATION RESULTS AND DISCUSSION All the designs were verified using QCADesigner tool ver. 2.0.3. In the bi-stable approximation, we used the following parameters: cell size=18 nm, number of samples=12800, convergence tolerance=0.001000, radius of effect=65.00 nm, relative permittivity=12.900000, clock high=9.800000e-022, clock low=3.800000e-023, clock amplitude factor=2.000000, layer separation=11.500000, maximum iteration per sample=100. All of these parameters which used are default parameters in QCADesigner tool. In our QCA layouts, we have the goal of workable designs with compact layout. The simulation Results of two bit ALU is shown in Figure 10. According to simulation results, in Figure 10, as we seen the highlighted area is the output of ALU and the QCA circuit of ALU has delay of 9 clocks. This result shows the outputs are same as truth table of ALU shown in Table VI. The proposed system works well as per the truth table of logic extender, arithmetic extender and full adder circuits of ALU. All the Boolean expressions from equation no. 1 to 5 have been verified using the various simulation results of the proposed system. The proposed system have less propagation delay and hence the faster operation because the total number of QCA cells used in this circuit is much less as compared to the ALU circuits previously given.[16-20]. This reduces the power consumption also. Further reduction can be obtained by considering the reversible logic gates such as Fredkin, DGK,etc. Simulation results in Figure 10 clearly show the exact following of the output as per the truth table given. VII. CONCLUSION AND FUTURE WORK This paper proposes two bit ALU (Arithmetic Logic Unit) in QCA which uses arithmetic and Logical Extender and Full adder. The proposed work shows that the Functions of ALU design in QCA is same as traditional ALU designed in CMOS technology. By using QCA we have reduces complexity, size, 38

V. IMPLEMENTATION OF ALU IN QCA For the implementation of the two- bit ALU circuit using QCA, initially a one- bit QCA layout was designed and verified. Further the QCA layout taking the one bit ALU layout as the reference is designed for the implementation and realization of the two-bit ALU. Implementation of two bit ALU in QCA is verified using QCA Designer tool. The proposed design is shown in Figure 9A and 9B.

Fig 9A: QCA layout of 1-bit ALU

© 2013 ACEEE DOI: 01.IJRTET.8.2.57

Full Paper Int. J. on Recent Trends in Engineering and Technology, Vol. 8, No. 2, Jan 2013

**Fig 10: Simulation results of two- bit ALU TABLE VI: T RUTH TABLE
**

OF

2-BIT ALU

Science & Technology, Bhopal, India is gratefully acknowledge power consumption, delay & cost and Improve the performance of ALU is much beneficial. In future, we will design 4-bit & 8-bit ALU in QCA. We will also design 2-bit, 4-bit and 8-bit ALU (Arithmetic Logic Unit) using Reversible logic gates such as Fredkin gate etc. in QCA. Work related to the design of Fault tolerant designs using QCA is also under process. ACKNOWLEDGEMENT Financial assistance from Madhya Pradesh Council of © 2013 ACEEE DOI: 01.IJRTET.8.2.57 39 REFERENCES

[1] P. D. Tougaw et al., “Logical devices implemented using quantum cellular automata”, J. Appl. Phys., vol. 73, pp. 18181825, 1994. [2] K. Walus, G. A. Jullien, V. S. Dimitrov, “Computer Arithmetic Structures for Quantum Cellular Automata”, Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA. 2003. [3] W. Wang, K. Walus, G. A. Jullien, “Quantum-Dot Cellular Automata Adders”, IEEE Nano 2003 Conference, San

**Full Paper Int. J. on Recent Trends in Engineering and Technology, Vol. 8, No. 2, Jan 2013
**

Francisco, CA, vol. 1, pp. 461-464, 2003. A. Vetteth, K. Walus, V. S. Dimitrov, G. A. Jullien, “Quantum dot cellular automata carry-look-ahead adder and barrel shifter”, IEEE Emerging Telecommunications Technologies Conference, Dallas, TX, 2002. [5] M. T. Niemier, A. F. Rodrigues, P. M. Kogge “A Potentially Implementable FPGA for Quantum Dot Cellular Automata”, 1st Workshop on Non-Silicon Computation (NSC-1), Boston, MS, 2002. [6] K. Walus, A. Vetteth, G. A. Jullien, V. S. Dimitrov, “RAM design using quantum-dot cellular automata”, 2003 Nanotechnology Conference, San Francisco, CA, vol. 2, pp. 160-163, 2003. [7] D. Berzon, T. J Fountain, “A Memory Design in QCAs using the SQUARES Formulism”, Technical Report, University Collage London, UK, 1998. [8] S. Frost, A. F. Rodrigues, A. W. Janiszewski, R. T. Raush, P. M. Kogge, “Memory in motion: A study of storage structures in QCA”, First Workshop on Non-Silicon Computing, 2002. [9] C. S. Lent et al., “Quantum Cellular Automata”, Nanotechnology, vol. 4 pp. 49-57, 1993. [10] G. L. Snider et al., “Experimental Demonstration of QuantumDot Cellular Automata”, Sem. Sci. Tech., vol. 13, pp. A130A134, 1998. [11] C. S. Lent, B. Isaksen, M. Lieberman, “Molecular QuantumDot Cellular Automata”, J. Am. Chem. Soc., vol. 125, pp.10561063, 2003. [4] [12] K. Walus, G. Schulhof, G. A. Jullien, “High Level Exploration of Quantum-Dot Cellular Automata (QCA)”, IEEE Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, 2004. [13] G. Toth and C. S. Lent, “Quasidiabatic Switching of Metalisland Quantum-dot Cellular Automata”, J. Appl. Phys., 85(5): 2977-2984, 1999. [14] K. Hennessy and C. S. Lent, “Clocking of Molecular Quantumdot Cellular Automata”, J. Vac. Sci. Technol. B., vol. 19, no. 5, pp. 1752- 1755, 2001. [15] K. Walus “ATIPS laboratory QCADesigner homepage”, http:/ /www.qcadesigner.ca, ATIPS Laboratory, University of Calgary, Canada, 2002. [16] Farazkish, Sayedsalehi, Navi “ Novel Design for Quantum Dots Cellular Automata to Obtain Fault-Tolerant Majority Gate”, Hindawi Publishing Corporation, Journal of Nanotechnology, Volume 2012, Article ID 943406, 7 pages,doi:10.1155/2012/ 943406 [17] Ganesh, Raghwan ,Kumar ,”Study and Simulation of Fault Tolerant Quantum Cellular Automata Structures, International Journal of Computer Theory and Engineering, Vol.2, No.6, December, 2010 [18] S.k.lakshmi, g.atihasa,”Design and Analysis of Subtractor using Nanotechnology Based QCA”, European Journal of Scientific Research ISSN 1450-216X Vol.53 No.4 (2011) [19] Mahadavi, Amin Amiri, Md.Naseer “Single Electron Fault Modelling in QCA Inverter Gate”, Canadian Journal on Electrical & Electronics Engineering Vol. 1, No. 1, February 2010 [20] Shah,Khanday,Bangi “Quantum Cellular Automata Based Efficient BCD Adder Structure” CISME Vol.2 No.2 2012 World Academic Publishing.

© 2013 ACEEE DOI: 01.IJRTET.8.2.57

40

- Hardware Slides 14Uploaded byAkshay Pl
- HT1621.pdfUploaded byJose Luis Mata Ledesma
- At Speed OccUploaded byAdhi Suruli
- 82C84Uploaded byibrahim_s
- ALU ReportUploaded byazhars
- DataUploaded byImaginRtist
- AY0438Uploaded byluinks
- QCA ScriptUploaded byMridanku Shekhar Pramanick
- DIPLOMO IN COMPUTER APPLICATIONUploaded byAish Warya
- VendingHDL_FPGA.pdfUploaded byshitijkarsolia96
- Design of up/down counter based on dual mode logic and Low power Hybrid dual mode dynamic flip-flopUploaded byAJER JOURNAL
- Digital ElectronicsUploaded bykaran007_m
- Clocking NotesUploaded byMahesh
- A Simple LED Lamp Circuit From ScrapUploaded byNachiket D Sakinal
- Phonogene ManualUploaded byJimmy Edgar
- Advantages_of_latch_based_designUploaded byPriyank Panchal
- 05468892Uploaded bySurya Ganesh Penaganti
- Student Project 1Uploaded byAhmedEssa89
- 8086_88 Device SpecificationsUploaded bymahmoud.kaed7589
- ADVANCED VLSI CHAP8-4Uploaded byKirtesh Tiwari
- GPS DCS Time SyhchronisationUploaded bykoushik42000
- sed1520Uploaded bylawless568

- Isolated Flyback Converter Designing, Modeling and Suitable Control StrategiesUploaded byidescitation
- A Low Cost Wireless Interfacing Device between PS/2 Keyboard and DisplayUploaded byidescitation
- Testing of Boost Rectification of Back-to-Back Converter for Doubly Fed Induction GeneratorUploaded byidescitation
- Simulation based Study of FPGA Controlled Single- Phase Matrix Converter with Different Types of LoadsUploaded byidescitation
- Effect of Electrostatic Discharge on Analog CircuitsUploaded byidescitation
- Microcontroller based Digital Trigger Circuit for ConverterUploaded byidescitation
- 581-517-525DNA based Password Authentication Scheme using Hyperelliptic Curve Cryptography for Smart CardUploaded byidescitation
- Computational Analysis of 3-Dimensional Transient Heat Conduction in the Stator of an Induction Motor during Reactor Starting using Finite Element MethodUploaded byidescitation
- Simulation and Analysis of Electric Control System for Metal Halide High Intensity Discharge LampsUploaded byidescitation
- Congestion Management using Optimal Choice and Allocation of FACTS ControllersUploaded byidescitation
- Delta Domain Modeling and Identification Using Neural NetworkUploaded byidescitation
- Selective Harmonic Elimination of Three Phase Bidirectional AC Buck Converter for Power Quality ImprovementUploaded byidescitation
- Modified Adaptive Lifting Structure Of CDF 9/7 Wavelet With Spiht For Lossy Image CodingUploaded byidescitation
- Low Power Full Adder using 9T StructureUploaded byidescitation
- Study of Logic Gates Using Quantum Cellular AutomataUploaded byidescitation
- Design of Series Feed Microstrip Patch Antenna Array using HFSS SimulatorUploaded byidescitation
- Comparison of CMOS Current Mirror SourcesUploaded byidescitation
- Design of Switched Reluctance Motor for Three Wheeler Electric VehicleUploaded byidescitation
- Static-Noise-Margin Analysis of Modified 6T SRAM Cell during Read OperationUploaded byidescitation
- MTJ-Based Nonvolatile 9T SRAM CellUploaded byidescitation
- A Three-to-Five-Phase Matrix Converter BasedFive- Phase Induction Motor Drive SystemUploaded byidescitation
- Power Quality Parameters Measurement TechniquesUploaded byidescitation
- Three Degree of Freedom Control of Inverted Pendulum by using Repulsive Magnetic LevitationUploaded byidescitation

- Informe CapacitoresUploaded byAndres Flores
- VigasUploaded byArenita Bob
- Trabajo Final Fluidos Este EsteUploaded byJuan Felipe
- cfs-b-1-2009Uploaded bysd_moraes
- Electrical ChargeUploaded byShaleen Bhola
- Enlace-AtomicoUploaded byDavid Blancos
- Strass conici preciosa MaximaUploaded byEMANUELE
- Modelo MatematicoUploaded byKsep_82
- dioxido de titanioUploaded byjose170886
- Microtremor SurveyUploaded byShella Marie Nartatez-Niro
- Presentacion de Curso de PararrayoUploaded byOmar Ramirez Prieto
- Detalle Del RefuerzoUploaded byKevin Igreda Valer
- Metodo Dos Elementos Finitos Em - Luiz EloyUploaded byArnaldo Alves
- Prob4_SolUploaded byCarlos Roman Zarza
- corregido-flujo turbulento en pozos de gas.pptxUploaded byanon_241006950
- 1948-Vector and Tensor AnalysisUploaded bymoodindigo1969
- TECNOLOGIA FERROVIARIAUploaded byRogelio Jose Rojas
- Exreab1 AnaliticaUploaded byPaula Almeida
- 3 medio energia mecanicaUploaded byptha_ra
- 670650Uploaded bySCUALOS
- Calculo de RigidecesUploaded byJerson Vicuña Canevaro
- La Homotecia y El Plano CartesianoUploaded bybenja
- Discussion Physical chemistry exp 1Uploaded byAminaldin Zainy
- Teoria_PavimentaçãoUploaded byCarlos Pires
- Form Additive SubtractiveUploaded byMarvin Tenedero
- c 029102Uploaded byMIGUEL POSSO
- Modified Jominy Test for Determining the Critical Cooling Rate for Intercritically Annealed Dual Phase Steels [2]Uploaded bybmcpitt
- engineering mechanicsUploaded bySamul Tyagi
- Pump Clinic 33Uploaded byNam Sanchun
- Electrónica Apuntes 2013-14Uploaded bybarbaroj