Attribution Non-Commercial (BY-NC)

226 views

Attribution Non-Commercial (BY-NC)

- Pocket Handbook Electronics r3
- Implementing Downsampling FIR Filters in Xilinx FPGAs
- dspa course file
- Wavlet based OFDM
- Analysis of Efficient Architectures for Fir Filters Using Common Subexpression Elimination Algorithm
- Dsp Lab Sample Viva Questions
- A Pipeline VLSI Architecture for High-Speed_Computation of the 1-D Discrete Wavelet Transform
- NT Filtering E 0808
- 2009-10 ME E and TC (Digital Electronics)
- FPGA Implementation of Signal Processing Algori
- Chap7-IIR Filter Design
- Keep Topology
- Real Time Video Watermarking Scheme Based on HVS and DWT
- Yonina
- A Low-Cost Multichannel Spectrometer for Magnetic Resonance Imaging
- Digital Notch Filter
- 3 Pipelining and Parallel Processing
- Projects List
- 06218211
- Third Year Second Semester

You are on page 1of 5

From Wikipedia, the free encyclopedia

Pipelining is an important technique used in several applications such as digital signal processing (DSP) systems, microprocessors, etc. It originates from the idea of a water pipe with continuous water sent in without waiting for the water in the pipe to come out. Accordingly, it results in speed enhancement for the critical path in most DSP systems. For example, it can either increase the clock speed or reduce the power consumption at the same speed in a DSP system.

Contents

1 Concept 2 Costs and Disadvantages 3 Comparison with Parallel Approaches 4 Pipelining in FIR Filters 5 Pipelining in 1st-Order IIR Filters 6 Other Pipelined DSP Systems 7 Reference

Concept

Conceptually, pipelining puts different function units working in parallel. In computer architectures, it usually represents an implementation technique allowing multiple instructions are overlapped in execution to be parallel. Consider an informal example in the following figure. A function includes three sub-function units (F0, F1 and F2). Assume that there are three tasks (T0, T1 and T2) being operated by these three function units and they can be operated independently. The time for each function unit to complete a task is the same and will occupy a slot in the schedule. In such condition, if we put these three units and tasks in a sequential order, the required time to complete them is five slots.

However, if we pipeline T0 to T2 in parallel, the aggregate time is reduced to three slots, which is smaller than in a sequential order.

en.wikipedia.org/wiki/Pipelining_(DSP_implementation) 1/5

Therefore, it is possible for an adequate pipelined design to achieve significant enhancement on speed.

Pipelining does not decrease the processing time for a single task. Instead, we still need to cost the same runtime efforts on the same task when compared to a full sequential design. Please note that the advantage of pipelining is that it increases the throughput of the system when processing a stream of task. Nevertheless, applying too many pipelined functions usually leads to the increase of latency. The time required for a task to propagate through a full pipe prolongs. Further a pipelined system typically requires more resources and costs (buffers, circuits, processing units, memory etc.) to perform parallel working since the reuse of resources across different stages is restricted.

The other technique to enhance the efficiency of designs is called parallel techniques, which usually confuses with pipelining techniques. The core difference is that parallel techniques usually duplicate function units and distribute all the input tasks into different function units. Therefore, it can complete more tasks per unit time but suffers expensive resource costs. For the previous example, the parallel technique duplicate each function units into another two. Accordingly, all the tasks can be operated under duplicated function units with the same function simultaneously. The time to complete these three tasks is reduced to three slots.

Consider a 3-tap FIR filter[1]:

which is as shown in the following figure. Assume the calculation time for multiplication units is Tm and Ta for add units. The critical path, representing the minimum time required for processing a new sample, is limited by 1 multiplication and 2 add function units. Therefore, the sample period is given by

en.wikipedia.org/wiki/Pipelining_(DSP_implementation)

2/5

However, such structure may not be suitable for the design with the requirement of high speed. To reduce the sampling period, we can introduce extra pipelining registers along the critical data path. Then the structure is partitioned into two stages and the data produced in the first stage will be stored in the introduced registers, delaying one clock to the second stage. The data in first three clocks is recorded in the following table. Under such pipelined structure, the sample period is reduced to .

By combining look-ahead techniques and pipelining [2], we are able to enhance the sample rate of target design. Lookahead pipelining will add canceling poles and zeroes to the transfer function such that the coefficients of the following terms in the denominator of the transfer function are zero.

Then, the output sample y(n) can be computed in terms of the inputs and the output sample y(n- M) such that there are M delay elements in the critical loop. These elements are then used to pipeline the critical loop by M stages so that the

sample rate can be increased by a factor M. Consider the 1st-order IIR filter transfer function

The output y(n) can be computed in terms of the input u(n) and the previous output.

In a straightforward structure to design such function, the sample rate of this recursive filter is restricted by the calculation time of one multiply-add operation. To pipeline such design, we observe that H has a pole at

Therefore, in a 3-stage pipelined equivalent stable filter, the transfer function can be derived by adding poles and zeros at

and is given by

Pipelined Walsh-Fourier transform [3] Pipelined unitary transforms [4] Pipelined DFT [5] Pipelined FFT [6] etc.

Reference

1. ^ K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, John Wiley, 1999 2. ^ Slides for VLSI Digital Signal Processing Systems: Design and Implementation John Wiley & Sons, 1999 (ISBN Number: 0-471-24186-5): http://www.ece.umn.edu/users/parhi/slides.html 3. ^ M. R. Ashouri and A. G. Constantinides, "A pipeline fast Walsh Fourier transform," in Proc. IEEE Int. Conf. ASSP Hartford, CT, May 9-11), pp. 515-518, 1977. 4. ^ Fino, B.J.; Algazi, V.R.; , "Parallel and pipeline computation of fast unitary transforms," Electronics Letters , vol.11, no.5, pp.93-94, March 6 1975 5. ^ Tzou, K.-H.; Morgan, N.P.; , "A fast pipelined DFT processor and its programming consideration," Electronic Circuits and Systems, IEE Proceedings G , vol.132, no.6, pp.273-276, December 1985 6. ^ H. L. Gorginsky and G. A. Works, "A pipeline fast Fourier transform," IEEE Trans. Comput., vol. C-19, pp. 10151019, Nov. 1970.

en.wikipedia.org/wiki/Pipelining_(DSP_implementation) 4/5

This page was last modified on 5 October 2012 at 04:39. Text is available under the Creative Commons Attribution-ShareAlike License; additional terms may apply. See Terms of use for details. Wikipedia is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.

en.wikipedia.org/wiki/Pipelining_(DSP_implementation)

5/5

- Pocket Handbook Electronics r3Uploaded bytllmal002
- Implementing Downsampling FIR Filters in Xilinx FPGAsUploaded bydegdoug
- dspa course fileUploaded byhima_srtist
- Wavlet based OFDMUploaded bymarzouki
- Analysis of Efficient Architectures for Fir Filters Using Common Subexpression Elimination AlgorithmUploaded byIJSTR Research Publication
- Dsp Lab Sample Viva QuestionsUploaded byManish Narkhede
- A Pipeline VLSI Architecture for High-Speed_Computation of the 1-D Discrete Wavelet TransformUploaded byritts1
- NT Filtering E 0808Uploaded bywalkeralfaro
- 2009-10 ME E and TC (Digital Electronics)Uploaded bypawan_32
- Chap7-IIR Filter DesignUploaded byHANSA
- FPGA Implementation of Signal Processing AlgoriUploaded bySri Krishna
- Keep TopologyUploaded byNarayana Sarma Marthi
- Real Time Video Watermarking Scheme Based on HVS and DWTUploaded byEditor IJRITCC
- YoninaUploaded byJoris Mosheuvel
- A Low-Cost Multichannel Spectrometer for Magnetic Resonance ImagingUploaded bybhaskar5705
- Digital Notch FilterUploaded bymani2101
- 3 Pipelining and Parallel ProcessingUploaded byRaghunandan Komandur
- Projects ListUploaded bydevchauhan1992
- 06218211Uploaded bySanjay Yadav
- Third Year Second SemesterUploaded by'Rupam Mandal
- ChebyshevUploaded byTimothy Figueroa
- B.tech Syllabus Wef 2015-16 Admitted BatchUploaded bySusheel Patil
- A Reversible Image Authentication Scheme Based on Fragile Watermarking in Discrete Wavelet Transform DomainUploaded byAmina Ghardallou
- Lab ManualUploaded byakhil
- Datasheet DMC 630.pdfUploaded byPaulo César Carvalho
- IT6502-Digital Signal ProcessingUploaded byindhu
- Digital SignalUploaded byRuby Manauis
- AMSY 6 DescriptionUploaded byGonzalo Tellería
- course map VUUploaded bybernardaristo
- DTSP StudyUploaded byAbhishek Shrikant Jangam

- Thyristor Dc Drives. p.c.senUploaded bypalu2594
- Insulation - InsulationUploaded byPaneendra Kumar
- sample new age dem.pdfUploaded bySubanth Wiiliams
- EMTP Ref Model-FinalUploaded byRadhika Priyadarshini
- Eee SyllabusUploaded byDhana Selvam
- EE2355 DEM 2marks 2013Uploaded bybaks007
- Unit-1 (1)Uploaded byKabi Rock
- EE2355 DEM Unit-I Solved ProblemsUploaded bySubanth Wiiliams
- EE2355 DEM NOL 2013Uploaded byAnurag Arya
- Design of Electrical Machines NotesUploaded bymadhes14
- Dem May June 2013 QpUploaded bySubanth Wiiliams
- Power Semiconductor controlled Drives - Gopal K Dubey..pdfUploaded byLevingstan Yesudhas
- Anna university report formatUploaded bydilip_666
- ME-MTech_Thesis_Format.pdfUploaded bySubanth Wiiliams
- coe1.annauniv.edu_aucoe_pdf_2015_apr_may_UG_PG_Second_sem_am15.pdfUploaded bySubanth Wiiliams
- 8thsem_ot8sem_ex_ugpg2_am15.pdfUploaded bySubanth Wiiliams
- paper4Uploaded bySubanth Wiiliams
- p167Uploaded byMazin el-Hag
- Www.eit.Lth.se Fileadmin Eit Courses Eti180 Slides2011 Lec-PipeParUploaded bySubanth Wiiliams
- Unit 3Uploaded bySubanth Wiiliams
- spra053Uploaded bySubanth Wiiliams
- ParallelismUploaded bySubanth Wiiliams
- Parallel Processing (DSP Implementation) - Wikipedia, The Free EncyclopediaUploaded bySubanth Wiiliams
- F.O QUEST -1Uploaded bySubanth Wiiliams
- Evs Quest 1AsecUploaded bySubanth Wiiliams
- Ec 1362-Microprocessors AndicrocontrollerUploaded bypurushoth@aero
- Lab5 AssignmentbnbnbnUploaded bySubanth Wiiliams
- Syllabus MII LabUploaded bySubanth Wiiliams
- Realtime IntroUploaded bySubanth Wiiliams

- unit 5Uploaded byraazoo19
- Sso Relnotes EnuUploaded byEr Snehashis Paul
- NPT 1030 OverviewUploaded byseanwrestler
- UTAX CD1120 User ManualUploaded bysugardad78
- Different Types of QueueUploaded byManish
- What is P-Delta EffectUploaded byJoshua Lara
- CERN - Real Life RAC Scalability ExperiencesUploaded byapi-3759126
- 74 Mail ServicesUploaded bysaeeddeep
- Important Valeo QsUploaded byMarwan Ahmed
- Orca3DReleaseNotesUploaded byoceanmaster66
- AODV Simulation in JSIMUploaded byPayal_Jain_4769
- emuser_SC_05022013Uploaded byShameem Abdulla
- ECE Smart Note Taker ReportUploaded byMadhavarapu Suchendra
- Fdisk Linux Tutorial PDFUploaded byDale
- A Low-Power Delay Buffer Using Gated Driver TreeUploaded byJudeesh Jacob
- Cisco Solutions for Hosted UC&CUploaded byraufthegreat
- jurnal internasionalUploaded bybambangsyarifful
- software specification documentUploaded byans_h2003
- Sistem Embedded (Introduction)Uploaded byhendriyawan123
- MML CommandsUploaded byakhilesh341
- W2sG0006_DatasheetUploaded byJohn Allen
- Ijret - Health Portal-An Android Smarter Healthcare ApplicationUploaded byInternational Journal of Research in Engineering and Technology
- QuantumUploaded byYasser Ragab
- Lotem 400 Family UG en JUN10Uploaded byRobert Kędzierski
- Mathcad_-_Truss2D1Uploaded byYam Balaoing
- Installation Guide Dla 1400 ArrayUploaded bywlopezd
- Post Processors - What's New in v9Uploaded byGopi Nath
- Syllabus_Fall_2011.pdfUploaded bysistarekhotmailcom
- Facility Considerations for the Data CenterUploaded byEzz Eldin Mostafa
- 9.13PaperUploaded byMohammad Seemab Aslam