vlsi ternarry logic

© All Rights Reserved

11 views

vlsi ternarry logic

© All Rights Reserved

- Tutorial Saponara Greco V6 17Aprile
- Physical Design
- 6002L23
- 2 Or
- Power Mosfet Comp
- 2SK3109 Mosfet
- lect13-2NMOS
- kang_chap4
- 4 Silicon LDMOS
- t3b cmos
- DESIGN OF LOW POWER AND HIGH SPEED INVERTER
- JTO-SRD-2011
- A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption using MTCMOS Technique
- dig_lay
- SiC Overview - Agarwal
- Scheme and Syllabus for the Recruitment of Junior Telecom Officers
- DS8207-07
- Transistor BJT
- Lecture 8
- datasheet_UPD70F3425

You are on page 1of 7

Issue 2

Kanchan S. Gorde, Lecturer, Electronics Engg., TEC

INTRODUCTION In a VLSI circuit, approximately 70 percent of the area is devoted to interconnection, 20 percent to insulation, and 10 percent to devices [1]. The binary logic is limited due to interconnect which occupies large area on a VLSI chip. In this work, the designs of ternary-valued logic circuits have been explored over multi-valued logic due to the following reasoning. In a numerical system, the number N is given by N= Rd where R is the radix and d is the necessary number of digits up to the next highest integer value where necessary. If the cost or complexity C in any system is assumed to be proportional to R x D [4], then C= k(R x d) =k[R (ln N/In R)] (2) where k is some constant. Differentiating with respect to R will show that for a minimum cost C, R should be equal to e(2.718).Since in practice R must be an integer, this suggests that R=3(ternary) would be more economical than R =2(binary) [2]. The present CMOS technology does not use depletion mode transistors. The prime objective in our work is to minimize the number of transistors used, eliminate the use of resistors to lower the power consumption, reduce the propagation delay time and eliminate depletion mode transistors. The reduction in the number of transistors is main focus as that enabled a more compact design which utilized the less chip area. The designs of positive ternary inverter (PTI), negative ternary inverter (NTI) and simple ternary inverter (STI) is based on use of a CMOS inverter and pass transistors/CMOS transmission gate at its output. The pass transistors at the output of inverter have been used to pull the output node to the required voltage levels and also provide sufficient equivalent resistance for the ternary logic implementation. The two unary operators PTI and NTI have been used to design a Jk arithmetic circuit, and ternary gate (T-gate) which is essentially a multiplexer. Basically, high-speed and low-power operation of digital circuits could be achieved by reducing both the power supply voltage, VDD and threshold voltage, VT of MOSFETs [3, 4].

I. TERNARY LOGIC GATES A. Basic Gates The most fundamental building blocks in the design of digital systems are the inverter, NOR gate, and NAND gate. In this section, ternary implementations are proposed for the inverter, NOR gate and NAND gate, in which the static power dissipation is low. Three types of basic ternary operations are defined by [5] XC = C if X =1 2-X if X=1 (1) C in Eq. (1) takes the values of logic 1 for a PTI, logic 0 for a STI and logic -1 for a NTI which correspond to higher level (5), middle level (0) and lower level (-5) respectively.

-1-

Vol I

Jan. 2010

Issue 1

with its gate tied to the positive power supply to keep it constantly turned on. A control signal, C of -IV is applied to the source of nMOSFET (Q3) and that pulls the output of CMOS inverter to that value. The CMOS inverter is forced to a value of -IV in phase where both transistors of the CMOS inverter are in the cut-off region. Fig. 3 shows the schematic of a simple ternary inverter (STI) designed by connecting a CMOS transmission gate to the common drain output of a CMOS inverter. The gates of pand n- MOSFETs (Q3 and Q4) in the transmission gate are tied to negative and positive power supplies, respectively. The transmission gate aids in pulling up a control signal, C of 0V to the output when the inverter is in cut-off.

Fig. 2 Negative ternary Inverter Fig. 1 shows the schematic of a positive ternary inverter (PTI). A p-MOSFET (Q3) is connected to the output of a standard CMOS inverter. In Fig. 1 the gate of p-MOSFET (Q3) has been tied to the negative power supply to keep it constantly turned on. A control signal, C of + IV is applied to the source of p-MOSFET (Q3). The W/L ratio of pand n-MOSFETs (Q1 and Q2) in CMOS inverter are 10/3 and 3/6, respectively, and that of pMOSFET (Q3) connected to the output is 3/22. The p-MOSFET (Q3) pulls the output of the CMOS inverter to + 1V during the cycle where both transistors of the inverter are nearly in cutoff. Fig. 2 shows the schematic of a negative ternary inverter (NTI). An n-MOSFET (Q3) is connected to the output of a CMOS inverter B.

-2-

Vol I

Jan. 2010

Issue 1

Figures 4 and 5 show the circuits for ternary NAND and ternary NOR, respectively. They are designed by connecting a CMOS transmission gate to the common drain output of a binary CMOS NAND and NOR. The substrate bias connection in MOSFETs of the CMOS inverter is used to apply forward or reverse bias voltage, for the control of threshold voltage and to adjust the transition region in dc voltage transfer characteristics. II. TERNARY ARITHMETIC CIRCUITS Based on the ternary operator circuitry described above, it is possible to design simpler and cheaper three-valued logic systems. Examples given are for the Jk arithmetic circuit (decoder) and the threevalued T-gate. The Jk arithmetic function is defined by Yk (X) = 1 -1 if X= k if X =1 (2)

where i will take a value of 1 if X takes the value of -1, 2 if X is 0, and 3 if X is 1. The block diagram of a T-gate is shown in Fig. 6. Each ternary switch consists of a p-channel and nchannel enhancement transistor. The source of p-channel MOSFET is connected to the drain of n-channel MOSFET and vice versa. A control signal, C controls the n-channel MOSFET directly, and the p-channel MOSFET is controlled by C. When C is equal to + 1V the switch will be on, for C equal to -1V the switch will be off. The J-l, Jo, J1 signals of the Jk arithmetic circuits are connected to C of the ternary switch that has inputs Yl, Y2, Y3, respectively. The value of input to the Jk arithmetic circuit determines which one of the signals (Yl, Y2, Y3) will be steered to the output thus functioning as a multiplexer (encoder). A. Half Adder A ternary half adder is a circuit that will add two trits and generate a sum trit and a corresponding carry trit. There are two inputs and two outputs and, consequently, two decoders and two encoders are required. The composite truth table for the circuit can readily be generated as depicted in Table1.

where k can take values of logic 1, logic 0 and logic -1 which corresponds to higher level (5), middle level (0) and lower level (- 5), respectively. The block diagram of a Jk arithmetic circuit (decoder) is shown in Fig. 6 which uses the logic design described [6]. The design of the T-gate circuit is based on the Jk arithmetic circuit. The function of the T-gate is described as follows [5] T (Yl, Y2, Y3; X) = Yi (3)

Fig. 6 T-Gate

-3-

Vol I

Jan. 2010

Issue 1

X -1 -1 -1 0 0 0 1 1 1

Y -1 0 1 -1 0 1 -1 0 1

S 1 -1 0 -1 0 1 0 1 -1

C

o

-1 0 0 0 0 0 0 0 1

-1 -1 -1 -1 -1 -1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1

0 0 0 1 1 1 -1 -1 -1 0 0 0 1 1 1 -1 -1 -1 0 0 0 1 1 1

-1 0 1 -1 0 1 -1 0 1 -1 0 1 -1 0 1 -1 0 1 -1 0 1 -1 0 1

1 -1 0 -1 0 1 1 -1 0 -1 0 1 0 1 -1 -1 0 1 0 1 -1 1 -1 0

-1 0 0 0 0 0 -1 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 1 1

B. Full Adder The full adder comprises of fourteen T-gates as shown in Fig. 8. Since the JK arithmetic circuit part of the T-gate is common, we can effectively reduce the component count by making it common for three stages. The area occupied by the ternary adder as a whole can be conserved in this way. The complete ternary full adder has been simulated using SPICE 9.2 and the corresponding truth table is summarized in Table 2. Table 2 .Truth Table for Ternary Full Adder X -1 -1 -1 Y -1 -1 -1 Ci -1 0 1 S 0 1 -1 Co -1 -1 0

-4-

Vol I

Jan. 2010

Issue 1

MICROWIND

MICROWIND is to draw the MOS layout and simulate its behavior. The MICROWIND software works on a lambda grid, not on a micro grid. Consequently same layout may be simulated in any CMOS technology. In this paper CMOS031.rul is used which has 0.2um lambda value. Simulated results from MICROWIND and SPICE are shown below: Fig.10 NTI & PTI Characteristic Graph

-5-

Vol I

Jan. 2010

Issue 1

IV. CONCLUSION

STI, PTI and NTI have been designed for operation at 5V power supply voltage The Tgate uses a Jk arithmetic circuit and three ternary switches. The Jk arithmetic circuit mainly consists of PTI and NTI apart from NOR, inverter and buffer circuits. Half Adder and Full Adder consist of T-gate and Jk arithmetic circuit. The PTI and NTI have been designed using an inverter and pass-transistors at its output. The design of PTI and NTI is fully compatible with current CMOS technology.

REFERENCES [1] J.T. Butler, Multiple-Valued Logic in VLSI, IEEE Computer Society Press Technology Series, Los Alamitos, California, 1991. [2] S.L. Hurst, "Multiple-valued logic--its status and its future," IEEE Transactions on Computers, vol. C-33, no. 12, pp. 1160-1179, December 1984. [3] Chadrakasan AP, Sheng S, Broderson RW. Low power CMOS digital design. IEEE J SolidState Circuit 1992; 27:47384. [4] Liu D, Swenson C. Trading speed for low power by choice of supply and threshold voltages. IEEE J Solid-State Circuit 1993. [5] A. Heung and H.T. Mouftah, "Depletion/enhancement CMOS for a low power family of three-valued logic circuits," IEEE Journal of Solid-State Circuits, vol. SC-20, no. 2, pp. 609-611, April 1981. [6] H.M. Razavi and S.E. Bou-Ghazale, "Design of a fast CMOS Ternary adder," in Proceedings of IEEE International Symposium on Multiple-Valued Logic, p. 20, May 1987. [7] H.T. Mouftah, "A study on the implementation of three-valued logic," in

-6-

Vol I

Jan. 2010

Issue 1

Proc. ISMVL-76, (Bloomington, IL), pp. 123-126, May 1976. [8] J .M. Carmona, J.L. Huertas, and J.I. Acha, "Realization of three- valued C.M.O.S. cycling gates," Electron. Lett,vol.14,pp.288-290, 1978. [9] H.T. Koanantakool, "Implementation of ternary identify cell using CMOS integrated circuits," Electron. Lett. vol. 14, pp.462- 464, 1978. [10] H.T. Mouftah and K.C. Smith, "Injected voltage low-power CMOS for 3- valued logic," lEE Proceedings, vol. 129, pt. G, no.6, pp. 270-271,December 1982.

[11] J .T. Butler, Multiple-Valued Logic in VLSI, IEEE Computer Society Press Technology Series, Los Alamitos, California, 1991 [12] H.T. Mouftah and A.I. Garba, "VLSI implementation of a 1- trit Full adder," lEE Proceedings, vol. 131, pt. G, pp. 214-220, October 1984. [13] H.M. Razavi and S.E. Bou-Ghazale, "Design of a fast CMOS ternary adder," in Proceedings of IEEE International Symposium on Multiple-Valued Logic, p. 20, May 1987

-7-

- Tutorial Saponara Greco V6 17AprileUploaded bynitesh_nitesh_kumar39
- Physical DesignUploaded bySameer Badachi
- 6002L23Uploaded byMitpdf
- 2 OrUploaded byapi-3828550
- Power Mosfet CompUploaded byKhisal Khalid
- 2SK3109 MosfetUploaded byJadi Marsahala Hutabarat
- lect13-2NMOSUploaded bypurwant10168
- kang_chap4Uploaded byMukesh Kumar
- 4 Silicon LDMOSUploaded byLương Đình Tháp
- t3b cmosUploaded byrakesh_pal_3
- DESIGN OF LOW POWER AND HIGH SPEED INVERTERUploaded byijdps
- JTO-SRD-2011Uploaded byBiju Angalees
- A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption using MTCMOS TechniqueUploaded byInternational Organization of Scientific Research (IOSR)
- dig_layUploaded bynaveensilveri
- SiC Overview - AgarwalUploaded byMoonem Ujjal
- Scheme and Syllabus for the Recruitment of Junior Telecom OfficersUploaded byMohamed Shafi Pattupara
- DS8207-07Uploaded byrajapurkar.m
- Transistor BJTUploaded byEfren Montiel
- Lecture 8Uploaded bySuja Ganesan
- datasheet_UPD70F3425Uploaded bygreemax
- 1990 Richard Alpha power law mosfet model.pdfUploaded byrahmanakber
- Previous QuestionsUploaded byganesh suman
- MRF1570NUploaded byJose Castañeda
- ITU - Digital Circuits Course Slide No. 09Uploaded byHaydar Şahin
- ir2010.pdfUploaded byEverton Nascimento
- datasheet(1)Uploaded bysurianto
- EOT sub-nanométrico y degradación de la movilidad: ¿hacia un límite físico con las técnicas de fabricación modernas?Uploaded byManuelTigres
- Infineon-Application Note Applications for Depletion MOSFETs-An-V01 00-EnUploaded byP.r. Nuwan Tharaka
- Civils Previous q PapersUploaded byimahere_surya
- 4_Suman Datta_Notre Dame PPTUploaded byMohd Yasir

- Fermat Last Theorem ProofUploaded byAhmed Samir
- Odoo JavascriptUploaded byMahmoud Naguib
- 5-10542 Viper 100 DatasheetUploaded byMahmoud Naguib
- 20700 Power Concepts Power QualityUploaded byMahmoud Naguib
- Mbed Course Notes - Modular DesignUploaded byMahmoud Naguib
- Himax HX8352 SpecUploaded byMahmoud Naguib
- Root Finding AlgorithmUploaded byMahmoud Naguib
- Booting ArticleUploaded byMahmoud Naguib
- 03.08010804 v Sahaded AntennaUploaded byMahmoud Naguib
- r61526_specUploaded byMahmoud Naguib
- 62639526-TFT-LCDUploaded byMahmoud Naguib
- N260QV1R37-S38Uploaded byMahmoud Naguib
- dispLCDUploaded byEduardo Miller
- Hardware Examples Part 1Uploaded byMahmoud Naguib
- Hardware Examples Part 2Uploaded byMahmoud Naguib
- dft_pptUploaded byvishhh11
- Kantipudi_TmeasUploaded byMahmoud Naguib
- 65Uploaded byMahmoud Naguib
- 59272071 Single PhotonUploaded byMahmoud Naguib
- 500ch8Uploaded byMahmoud Naguib
- Access ListsUploaded byKhalid Ardah
- Fourier TransformUploaded byMahmoud Naguib
- 4Uploaded byMahmoud Naguib
- Blackbody RadiationUploaded byMahmoud Naguib
- DOES THE INERTIA OF A BODY DEPENDUploaded byapi-3771959
- TensorUploaded byMahmoud Naguib
- 11 Appendix BoltzmannUploaded byMahmoud Naguib
- Multi CombUploaded byMahmoud Naguib

- DCS_2012Uploaded bysatya_vanapalli3422
- Analysis Drives Future Substation ConfigurationsUploaded byΔημητρηςΣαρακυρου
- YAMAHA QY100 Service ManualUploaded bywerles
- UC3842Uploaded bysssimonyan
- Compact NSX LV430800Uploaded byOshan - EMP EED
- 5 Phase New Pent Bipolar DriverUploaded byMurat Yener
- 1BSNLUploaded byNishant Mishra
- Hspice TutorialUploaded byjk556
- TB3155 Multiphase Interleaved PWM Controller With Diode Emulation DS90003155BUploaded byJune Anthony Asistio
- Isolation Monitor Circuit Generation II LeTourneau Equipment (2) (1)Uploaded byjose
- Introduction - Digital TransmissionUploaded bySilvers Rayleigh
- datasheet(26)Uploaded byajesh
- Delta vs is Install GuideUploaded bydaniel_afp
- Sitrans Fm Mag 5000 6000 Flow Transmitters IcUploaded byGUZMAN
- Eric Dollard MWO Update 2012Uploaded bypic2007
- DesigNormal Mode Helical Antenna With DualFrequency and Circular Polarization Used in Mobile CommunicationUploaded byAbohicham Abh
- FX50Uploaded byiohammorillo
- Choosing the Proper VFD Can Limit HarmonicsUploaded byMuhammad Imran
- tiol111Uploaded bykishore_bulli6666
- Ebrahimi Et Al. 2014 Piston Data Telemetry in Internal Combustion EnginesUploaded byJuan Carlos Castro Sandoval
- 276463371-Ece-R010-r4e.pdfUploaded by200607807
- 1N4937Uploaded byRachel Rowland
- EE344-Exp 6nnnUploaded byHusamHasko
- Hybrid Go KartUploaded bypridhviraj
- Working of Fingerprint ScannerUploaded bySahana Balasubramanian
- Control of Voltage Source Converters for Power System ApplicationsUploaded byAndrei-Florentin Dumitrescu
- South Dakota Electric Rates - Black Hills Power IncUploaded byGenability
- Dec Hexa AsciiUploaded byHarrison Hayes
- VFD TutorialUploaded byDaniel Taiti Kimathi
- unit 1 assignment power distributionUploaded byapi-300152487