You are on page 1of 2


1. P. J. Ashenden, The Designer’s Guide to VHDL, 2nd ed., Morgan Kaufmann, 2001.

2. J. Axelson, Serial Port Complete, 2nd ed., Lakeview Research, 2007. 3. L. Bening and H. D. Foster, Principles of Verz$able RTL Design, 2nd ed., Springer-Verlag, 2001. 4. J. Bergeron, Writing Testbenches: Functional Veri&ation of HDL Models, Springer-Verlag, 2003. 5. K. Chapman, “Creating Embedded Microcontrollers,” TechXclusives at

6. A. Chapweske, “PSI2 MouseIKeyboard Protocol,”

7. A. Chapweske, ‘‘PSI2 Keyboard Interface,”
8. A. Chapweske, “PSI2 Mouse Interface,” http:/

9. P. P. Chu, RTL Hardware Design Using VHDL: Coding for Eficiency, Portability, and Scalability, Wiley-IEEE Press, 2006. 10. M. D. Ciletti, Advanced Digital Design with the Verilog HDL, Prentice Hall, 2003. 11. M. D. Ciletti, Starter’s Guide to Verilog 2001, Prentice Hall, 2003. 12. C. E. Cummings, “Coding and Scripting Techniques for FSM Designs with Synthesis-Optimized, Glitch-Free Outputs,” SNUG (Synopsys Users Group Conference), Boston, 2000. 13. D. D. Gajski, Principles of Digital Design, Prentice Hall, 1997. 14. J. 0. Hamblen et al., Rapid Prototyping of Digital Systems: Quartus@II Edition, Springer, 2005. 15. IEEE, IEEE Standard for Verilog Hardware Description Language (IEEE Std 1364-2001), Institute of Electrical and Electronics Engineers, 2001.
16. IEEE, IEEE Standard VHDL Language Reference Manual (IEEE Srd 1076-2001), Institute of Electrical and Electronics Engineers, 2001.
FPGA Protofjping by VHDL Examples. By Pong P. Chu Copyright @ 2008 John Wiley & Sons, Inc.


Digital Integrated Circuits. L.1 i Quick Start Tutorial.Institute of Electrical and Electronics Engineers. 32. 2002. Institute of Electrical and Electronics Engineers. 2002. 20. 3 1. IEEE Standard Multivalue Logic System for VHDL Model Interoperability (IEEE Std 1164-1993). M. 22. Patterson and J. The Design Warrior’s Guide to FPGAs. Xilinx. PicoBlaze 8-bit Embedded Microcontroller User Guide. 2004. Inc. 3rded. ModelSim Tutorial.. Inc. Xilinx. 1997.” Integrated Silicon Solution. D.. Xilinx. Xilinx. IEEE. Prentice Hall. Prentice Hall. Maxfield. Katz and G. Spartan-3 Starter Kit Board User Guide. Inc. Mentor Graphics. FPGA-Based System Design. Palnitkar. Wakerly. 2004. 2002. Xilinx. 37. Prentice Hall. Xilinx. Inc. 2nd ed. J. Mentor Graphics Corporation. 25. 21. Inc. 34. Xilinx. 2nd ed. Contemporary Logic Design. ISE 8. 30.. 26. 2004. M. 18. Inc. Xilinx. IEEE. Integrated Silicon Solution. W. XAPP462 Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs. Methodology Manualfor System-on-a-ChipDesigns. F. Xilinx. 27. IEEE Standard VHDL Synthesis Packages (IEEE Std 1076. Xilinx. 24. Xilinx. Rabaey. SpringerVerlag. IEEE. Inc. A. Morgan Kaufmann. Xilinx. R. XAPP464 Using Look-Up Tables as Distributed RAM in Spartan-3 Generation FPGAs. 23. Xilinx. 36. 2nd ed. 28. Institute of Electrical and Electronics Engineers. . 29.Ii. DS099 Spartan-3 FPGA Family: Complete Data Sheet. Bricaud. 35. Xilinx.. Keating andP. Xilinx. J. 38. ISE In-Depth Tutorial. Verilog HDL. 19. Inc. Digital Design: Principles and Practices. 1993. Wolf.438 REFERENCES 17. XAPP463 Using Block RAM in Spartan-3 Generation FPGAs. Inc. Newnes. Xilinx. Hennessy. XST User Guide vS. Xilinx. Borriello. 2000. C. Prentice Hall. Inc. IEEE Standardfor VHDLRegister TransferLevel (RTL)Synthesis (IEEEStd 107661999). M. 33. Computer Organization and Design: The Hardware/Software Interface.. H. “Data Sheet of IS61LV25616AL SRAM. Xilinx. 2003. S.3-1997). 3rd ed. 2004. Prentice Hall.