Energy dissipation during testing has been discovered to
be more than during regular mode due to increased switching
activity. Test Sequence restructuring approach helps mitigate this
problem as it allows the decrease of switching action during testing.
This research presents a new Test Sequence restructuring
approach. A cross model of genetic and pharaonis algorithms
devised to restructure the test sequence. The model devised here is
empirically verified with ISCAS’85 standard circuits that evident
the minimization of switching activity to approximately to 32%.

© All Rights Reserved

2 views

Energy dissipation during testing has been discovered to
be more than during regular mode due to increased switching
activity. Test Sequence restructuring approach helps mitigate this
problem as it allows the decrease of switching action during testing.
This research presents a new Test Sequence restructuring
approach. A cross model of genetic and pharaonis algorithms
devised to restructure the test sequence. The model devised here is
empirically verified with ISCAS’85 standard circuits that evident
the minimization of switching activity to approximately to 32%.

© All Rights Reserved

- Robust Flight Control a Design Challenge Lecture Notes in Control and Information Sciences
- Lecture 14 an Not At
- 6-1b
- 00_RN2022EN13GLN00_Course_Description
- VLSI CMOS Fabrication Technology
- c 0531522
- or
- 6651_ftp
- 74HC4050
- Datasheet Cd4066
- Easy Integrated Model Capacity Planning
- Hitachi 90-Nm Process Manufacturing
- Topics of VLSI Technology
- Driver Mosfet TC4425
- File 50211
- Paper 17
- 09A50201-ICAPPLICATIONS
- Optimization Model
- Cmos
- Evaluation of CMOS

You are on page 1of 4

An Optimal Swarm Intelligence Approach For Test Sequence

Restructuring To Conserve Power Usage In VLSI Testing

Y. Sreenivasula Goud

Professor & Head, dept of ECE,

Ravindra College of Engineering for women,

Kurnool, A.P, India.

Dr.B.K.Madhavi

Professor, dept of ECE,

Keshave Memorial Institute Of Technology

Narayana Guda,Hyderabad,A.P

Abstract: Energy dissipation during testing has been discovered to

be more than during regular mode due to increased switching

activity. Test Sequence restructuring approach helps mitigate this

problem as it allows the decrease of switching action during testing.

This research presents a new Test Sequence restructuring

approach. A cross model of genetic and pharaonis algorithms

devised to restructure the test sequence. The model devised here is

empirically verified with ISCAS85standard circuits that evident

the minimization of switching activity to approximately to 32%.

Keywords:VLSI testing, swarm intelligence Testing, Test Sequence

Restructuring,

INTRODUCTION

For CMOS circuits, there are only two principal sources of

energy dissipation: dynamic dissipation as a result of

discharging of load capacitances and changing transient current

and static debauchery due to leakage current through the conduit

and the channeling current through the gate oxide determined.

For existing CMOS technology, dynamic dissipation may be the

dominant source of power dissipation and it is proportional to

the number of changing action within the circuit. Changing

activity in a signal might be a lot better during test than during

normal operation. It is because serial practical input vectors

placed on a given circuit during program mode have a

significant correlation and in scenario, the extra energy

consumption might ruin circuits [22].

Several techniques are suggested to deal with the problem of

decrease test energy. Authors in [17] used low loss blocking

routine together with non-critical inputs simply. Key drawbacks

of the strategy include region and practical timing overheads and

check enable link timing closure. Another strategy is to split the

scan chain into several scan sections [20]. Scan chain

modification is a system that targets at subordinating the number

of transitions in scan chain during change period. Re-ordering of

scan chain may divergence with other objectives throughout

scan chain optimization together with timing closure and line

length minimization. The easiest strategy to make the transition

throughout test similar to that of the normal function will be to

re-order the Test Sequence which decreases the internal

switching action by reducing transition density at signal inputs

[12][3][8]. Altering the order of application Test Sequence from

consumed to signal under test can reduce test power. The

techniques apply basting detachment to the restructuring of Test

Sequences [1] [14]

For this specific purpose, the proposed technique reduces the

complete switching activity by decreasing the switching activity

at circuit inputs. The object is to find an ideal Test Sequence

ordering for a specified tests succession such that the switching

movement in the circuits is smallest amount. In this system for

Test Sequence order, Test Sequences are like towns as well as

their Hamming distance are distance between cities. This

algorithm combines genetic algorithm together with the better

crossover machinist and mutation operator which makes the

confined optimal solution cross and transform, then enhances the

algorithm's search and improves the capability to find feasible

solutions. The strategy regards as combinational circuits or full

scan in order circuits and has no consequence in the first flaw

coverage. Compared with existing Test Sequence ordering

strategies, this method is easily the most effective alternative

proposed up to today. This characteristic is illustrated with the

results collected in the benchmarks.

ASSOCIATED WORK

The two mechanisms of power dissipated in a CMOS circuit are

static dissipation (

st

P ) and dynamic debauchery due to

switching passing current (

sc

P ) and discharging of load

capacitances (

d

P ). The total power dissipation (

total

P ) is given

by:

total st sc d

P P P P (1)

International Journal of Computer Trends and Technology (IJCTT) volume 4 Issue10 Oct 2013

ISSN: 2231-2803 http://www.ijcttjournal.org Page3694

In above three parts, P

d

is the main source of power dissipation.

P

d

can be considered using the subsequent equation:

2

1

2

d dd

P CV f (2)

where,

DD

V and C are the power supply voltage and the entire

capacitance of circuit, correspondingly. These values depend on

the selected technology and cannot be attuned in the design

phase. F is the clock frequency and is determined based on the

normal process of circuit slightly than the test mode. Is the

incidence probability of a transition.

To decrease power expenditure in the design phase, the frequent

way is to decrease the switching activity since this factor

completely depends on the propose and test policy. Therefore,

the aim is to find out the finest order of Test Sequence

application to minimize power indulgence. The test set

restructuring can be concentrated to the well-known peripatetic

salesman problem [18][5][11][19] where the personage Test

Sequences are the cities and the Hamming distance among any

two Test Sequences is the distance among those two cities and

we locate the shortest path way to complete the minimum

switching motion. The difficulty can be describes as follows:

Given an undirected graph G =(V, E) where

1 2

{ , ,... }

n

V V V V to

find path

1 2

, ,...

n

V V V , such that for {1,.. }

j

i n j , each

summit from the graph can be visited once and only once.

TEST SEQUENCE RESTRUCTURING

Considering pharaonis algorithm have the optimistic feedback

effect and convergence simply to a local optimum.

Simultaneously, intersect machinist and mutation operator of

inherent algorithm can develop diversity of solution. Henceforth

genetic algorithm can be entrenched into the pharaonis

algorithm [16][9]. Algorithm for Test Sequence reorganizing

based on pharaonis algorithm and genetic algorithm is illustrated

as follows:

Parameter initialization.:

Let 0 t , iteration times 0

t

E and the maximal

iteration times be

max

1

, ( )

t ij

ij

E t

d

where

ij

d is the basting detachment between Test

Sequences i and

j

.

Set the n pharaonis on the n basics.

Let the initialization in sequence for each edge on the directed

graph be ( )

ij

t ,

where const denotes invariable and the initial time be

(0) 0

ij

To encode

1. Let iteration times be 1

t t

E E

2. Let the catalog number for ant taboo list be 1 k

3. Let the number of pharaonis be 1 k k

4. The character ant chooses the city ( { })

k

j j C tabu

to move to according ( )

k

ij

P t

5. Modify the indicator of taboo list which indicates the

original city that the ant attempts to shift to after pick

and then add this city to the prohibited list for the ant

6. If set C is not visited systematically, that is, k n ,

then go to step 4, else execute step 9

7. On the pharaonis character crossover and variation

8. Update the in sequence according ( )

ij

t n , ( )

ij

t ,

( )

k

ij

t

9. If the conditions for loop terminates are fulfilled, that

is, if iteration times subjects to

max t

N E , jump

opening the loop and output the results, else clear the

forbidden list and jump step 2

k

ij

, ( )

ij

t n , ( )

ij

t ( )

k

ij

t and ( )

k

ij

P k is calculating

according to [6].

EXPERIMENTAL RESULTS

Experimental results pedestal on ISCAS85 benchmark

circuits are executed. In these experiments, only the dynamic

power rakishness is considered since it is the foremost term in

the total power expenditure of CMOS circuits.

Table 1:

Results on Test Sequence restructuring

Circuit Model Beginning

level

Transitions

Closing level

Transitions

Progress

observed in

percentage

27-channel

interrupt

controller

2962 1831 38.01

8-bit ALU 7637 5499 28.01

International Journal of Computer Trends and Technology (IJCTT) volume 4 Issue10 Oct 2013

ISSN: 2231-2803 http://www.ijcttjournal.org Page3695

32-bit SEC circuit 16534 12456 24.64

16-bit SEC/DED

circuit

41100 28426 30.82

12-bit ALU and

controller

46588 30621 36.41

9-bit ALU 111522 88735 21.35

32-bit

adder/comparator

284659 206532 30.98

Realized experimental results are given in Table 1. The very first

line denotes the sort of the third column, the 2nd and signal

denotes the total number of changes before using proposed

criteria and that after using proposed criteria. The next column is

the percent of power dissipation reduction.

It truly can be found that in the very best situation the proposed

approach lessens the power dissipation for circuit 27-channel

interrupt controller by 38.13%, while in the worst case, power

dissipation for circuit 12-bit ALU and controller by 21.33%. The

regular power dissipation is condensed by 30.05%. For several

circuit, circuit transition activities are reduced by the proposed

method somewhat.

CONCLUSIONS

Because the technology has scaled down from sub-micron to

nanometer region, energy minimization problem has become

quite significant both during design and trial of VLSI circuits. In

this research, a new approach predicated on pharaonis algorithm

and genetic algorithm Optimization for Test Sequence

restructuring is proposed for reduces the total energy dissipation

through Test Sequence restructuring. This loom is an effective

procedure for saving check power during testing will not the

fault coverage and as it needs no additional DFT logic. The

switching action for your proposed criteria is lowered compared

with that received by restructure before. Tests have been

performed on ISCAS'85 standard circuits and the results

demonstrate that for several circuits, this restructuring approach

may obtain an important lessening in test application power

utilization. This approach doesn't involve at any given stage re-

ordering of the of check cells that might be used for future work.

REFERENCES

[1] Attofian, E., S. Hatami, Z. Navabi, M. Safaie and A.A.

Kusha, 2003. A new low-power scan-path architecture.

Proceedings of the 4th Workshop on RTL and High

Level Testing, November 20-21, 2003, China, pp: 91-

95.

[2] Bala G.J. and J.R.P. Perinbam, 2006. A novel low

power adiabatic data compressor. Inform. Technol. J.,

5: 25-29.

[3] Chakrabarty, S. and V. Dabholkar, 1994. Minimizing

power dissipation in scan circuits during test

application. Proceedings of IEEE International

Workshop on Low Power Design, April 1994, Napa,

CA, USA., pp: 51-56.

[4] Chang, C., L. Gao, H. Kou, X. Liu, Z. Qin and G. Xu,

2010. An integrity batch report scheme based on the

waiting stack. Inform. Technol. J., 9: 79-88.

[5] Chattopadhyay, S. and N. Choudhary, 2003. Genetic

algorithm based approach for low power combinational

circuit testing. Proceedings of the 16th IEEE

International Conference on VLSI Design, January 4-8,

2003, New Delhi, India, pp: 552-557.

[6] Dorigo, M., M. Birattari and T. Stutzle, 2006.

Pharaonis optimization. IEEE Comput. Intell.

Magaz.,1:28-39.

[7] Elshoukry, M., M. Tehranipoor and C.P. Ravikumar,

2005. Partial gating optimization for power reduction

during test application. Proceedings of the 14th Asian

Test Symposium, December 18-21, 2005, Calcutta,

India, pp: 242-247.

[8] Girard, P., L. Guiller, C. Landrault and S.

Prabossoudobitch, 1999. A Test Sequence technique

for switching activity reduction during test operation.

Proceedings of the 9th Great Lakes Symposium On

VLSI, 1999, March 4-6, 1999, Ypsilanti, MI, pp: 24-27.

[9] Gu, Y., Y. Li, J. Xu and Y. Liu, 2011. Novel model

based on wavelet transform and GA-fuzzy neural

network applied to short time traffic flow prediction.

Inform. Technol. J., 10: 2105-2111.

[10] Huang, T.C. and K.J. Lee, 2001. Token scan cell for

low power testing. Electron. Lett., 37: 678-679.

[11] Jelodar, M.S. and K. Mizanian, 2006. Power aware

scan-based testing using genetic algorithm. Proceedings

of the Canadian Conference on Electrical and

Computer Engineering, May 2006, Ottawa, ON,

Canada, pp: 1905-1908.

[12] Kavousianos, X., D. Bakalis, M. Bellos and D. Nikolos,

2004. An efficient Test Sequence ordering method for

low power testing. Proceedings of the IEEE Computer

Society Annual Symposium on VLSI, February 19-20,

2004, Louisiana, USA., pp: 285-288.

[13] Kundu, S., S.K. Kumar and S. Chattopadhysy, 2009.

Test pattern selection and customization targeting

reduced dynamic and leakage power consumption.

Proceedings of the Asian Test Symposium, November

23-26, 2009, Taichung City, Taiwan, pp: 307-312.

[14] Latypov, P.K., 2001. Energy saving testing of circuits.

Autom. Remote Control, 62: 653-655.

International Journal of Computer Trends and Technology (IJCTT) volume 4 Issue10 Oct 2013

ISSN: 2231-2803 http://www.ijcttjournal.org Page3696

[15] Lin, Y.S. and D. Sylvester, 2007. Runtime leakage

power estimation technique for combinational circuits.

Proceedings of the Asia and South Pacific Design

Automation Conference, January 23-26, 2007,

Yokohama, Japan, pp: 660-665.

[16] Liu, Z.C., X.F. Lin, Y.J. Shi and H.F. Teng, 2011. A

micro genetic algorithm with cauchy mutation for

mechanical optimization design problems. Inform.

Technol. J., 10: 1824-1829.

[17] Sharifi, S., J. Jaffari, M. Hosseinababy, A. Afzali-

Kusha and Z. Navabi, 2005. Simultaneous reduction of

dynamic and static power in scan structures. Proc.

Conf. Design Autom. Test Eurore, 2: 846-851.

[18] Sokolov, A., A. Sanyal, D. Whitley and Y. Malaiya,

2005. Dynamic power minimization during

combinational circuit testing as a traveling saleman

problem. IEEE Congr. Evol. Comput., 2: 1088-1095.

[19] Wang, J., J. Shao, Y. Li and Y. Huang, 2009. Using

pharaonis optimization for Test Sequence restructuring.

Proceedings of the IEEE Symposium on Industrial

Electronics and Applications, October 4-6, 2009, Kuala

Lumpur, Malaysia, pp: 52-55.

[20] Whetsel, L., 2000. Adapting scan architectures for low

power operation. Proceedings of the International Test

Conference, October 3-5, 2000, Atlantic City, NJ,

USA., pp: 863-872.

[21] Yoshida, T. and M. Watati, 2003. A new approach for

low-power scan testing. Proceedings of the

International ITC Test Conference, September 30-

October 2, 2003, Charlotte, NC, USA., pp: 480-487.

[22] Zorian, Y., 1993. A distributed BIST control scheme

for complex VLSI devices. Proceedings of the IEEE

Symposium on VLSI Test Symposium, April 6-8,

1993, Atlantic City, NJ, USA., pp: 4-9.

- Robust Flight Control a Design Challenge Lecture Notes in Control and Information SciencesUploaded byarviandy
- Lecture 14 an Not AtUploaded byapi-3721075
- 6-1bUploaded byyuyu2k
- 00_RN2022EN13GLN00_Course_DescriptionUploaded bysadefkarish
- VLSI CMOS Fabrication TechnologyUploaded byRamanaButterfly
- c 0531522Uploaded byInternational Organization of Scientific Research (IOSR)
- orUploaded bysinh24X7
- 6651_ftpUploaded byzelalemyomiyu
- 74HC4050Uploaded bypopovjim
- Datasheet Cd4066Uploaded byLuis Luna
- Easy Integrated Model Capacity PlanningUploaded byshubhamiitr
- Hitachi 90-Nm Process ManufacturingUploaded byDwipjoy Sarkar
- Topics of VLSI TechnologyUploaded byamitkumark
- Driver Mosfet TC4425Uploaded byjaime
- File 50211Uploaded byAnh Cottoncandy
- Paper 17Uploaded byRaghu
- 09A50201-ICAPPLICATIONSUploaded byPaone Kalyan
- Optimization ModelUploaded byEldho Ca
- CmosUploaded byvikasrampal99
- Evaluation of CMOSUploaded byAmrYassin
- Lingo Users ManualUploaded byAnggera Bayu
- Structural Sizing and Shape Optimisation of a Load CellUploaded byInternational Journal of Research in Engineering and Technology
- 176.fullTextPrintUploaded byAjin Aya
- old_isola_manual.pdfUploaded byrahmatun inayah
- Power System With PSSUploaded byFaiza Fofa
- p204-rouatbiUploaded bykinchit
- 171505-171901-ORUploaded byHarshVavadiya
- 01 IntroductionUploaded byHammadMehmood
- 978-3-540-72432-2_46Uploaded byMaharNadirAli
- ENEE6570-SyllabusUploaded byjackie

- Extended Kalman Filter based State Estimation of Wind TurbineUploaded byseventhsensegroup
- Comparison Of The Effects Of Monochloramine And Glutaraldehyde (Biocides) Against Biofilm Microorganisms In Produced WaterUploaded byseventhsensegroup
- Experimental Investigation On Performance, Combustion Characteristics Of Diesel Engine By Using Cotton Seed OilUploaded byseventhsensegroup
- Optimal Search Results Over Cloud with a Novel Ranking ApproachUploaded byseventhsensegroup
- An Efficient Model Of Detection And Filtering Technique Over Malicious And Spam E-MailsUploaded byseventhsensegroup
- IJETT-V4I10P158Uploaded bypradeepjoshi007
- Fabrication Of High Speed Indication And Automatic Pneumatic Braking SystemUploaded byseventhsensegroup
- Comparison of the Regression Equations in Different Places using Total StationUploaded byseventhsensegroup
- Separation Of , , & Activities In EEG To Measure The Depth Of Sleep And Mental StatusUploaded byseventhsensegroup
- Color Constancy for Light SourcesUploaded byseventhsensegroup
- Design, Development And Performance Evaluation Of Solar Dryer With Mirror Booster For Red Chilli (Capsicum Annum)Uploaded byseventhsensegroup
- Application of Sparse Matrix Converter for Microturbine-Permanent Magnet Synchronous Generator output Voltage Quality EnhancementUploaded byseventhsensegroup
- A Multi-Level Storage Tank Gauging And Monitoring System Using A Nanosecond PulseUploaded byseventhsensegroup
- Implementation of Single Stage Three Level Power Factor Correction AC-DC Converter with Phase Shift ModulationUploaded byseventhsensegroup
- A Simple Method For Operating The Three-Phase Induction Motor On Single Phase Supply (For Wye Connection Standard)Uploaded byseventhsensegroup
- The Utilization Of Underbalanced Drilling Technology May Minimize Tight Gas Reservoir Formation Damage: A Review StudyUploaded byseventhsensegroup
- FPGA Based Design and Implementation of Image Edge Detection Using Xilinx System GeneratorUploaded byseventhsensegroup
- High Speed Architecture Design Of Viterbi Decoder Using Verilog HDLUploaded byseventhsensegroup
- An Efficient And Empirical Model Of Distributed ClusteringUploaded byseventhsensegroup
- An Efficient Encrypted Data Searching Over Out Sourced DataUploaded byseventhsensegroup
- An Efficient Expert System For Diabetes By Naïve Bayesian ClassifierUploaded byseventhsensegroup
- Non-Linear Static Analysis of Multi-Storied BuildingUploaded byseventhsensegroup
- Design And Implementation Of Height Adjustable Sine (Has) Window-Based Fir Filter For Removing Powerline Noise In ECG SignalUploaded byseventhsensegroup
- Study On Fly Ash Based Geo-Polymer Concrete Using AdmixturesUploaded byseventhsensegroup
- Review On Different Types Of Router Architecture And Flow ControlUploaded byseventhsensegroup
- Key Drivers For Building Quality In Design PhaseUploaded byseventhsensegroup
- Free Vibration Characteristics of Edge Cracked Functionally Graded Beams by Using Finite Element MethodUploaded byseventhsensegroup
- A Comparative Study Of Impulse Noise Reduction In Digital Images For Classical And Fuzzy FiltersUploaded byseventhsensegroup
- A Review On Energy Efficient Secure Routing For Data Aggregation In Wireless Sensor NetworksUploaded byseventhsensegroup
- Performance And Emissions Characteristics Of Diesel Engine Fuelled With Rice Bran OilUploaded byseventhsensegroup

- Seminar Report- Smart QuillUploaded byVinatee Gupta
- vsk-s1Uploaded byNewton Belino
- Digital Design Interview Questions & AnswersUploaded bymohit009dude
- Lecture 1423455475Uploaded bySnigdho Bhattacharya
- SFH 3600_OSRAM_Silicon NPN Phototransistor in MIDLED PackageUploaded byMarco Marchito Sabatini
- Chapter 11 PowerpointUploaded byhdavey
- Ellipsiz ar2014Uploaded byMarcus Chew
- 74HC_HCT14.pdfUploaded byFrancilio Marques
- GGSIPU Physics 2014Uploaded byVikas
- 2290 Breakdown Leakage App NoteUploaded byIng del Pele
- SM06FEN_0908 VibrationDeviceUploaded byTree
- Introduction to Ellipsometry - EPFL 2008Uploaded byLiping Fang
- lecture39.pdfUploaded byAditya Kamble
- Heat Conduction CalorimeterUploaded bycuongtran_siegen
- 133646352-Temperature-Measurement-Lab-Report-pdf.pdfUploaded bySyafiiqah
- 13A02708 Power Quality.pdfUploaded byvaraprasad93
- Chapter 7 - Dc MotorsUploaded byaswardi
- Cambridge One DX1.PDFUploaded byboroda2410
- Electronics Module - Copy.pdfUploaded byFocus Maramba
- Physical DesignUploaded bySameer Badachi
- 7th Sem SylabusUploaded byHimanshu1010
- 232-3-061920-IRFZ44ZUploaded byArio Tvstlana
- ADP5062Uploaded bysagarscorpion
- Ec 2254 Linear Integrated Circuits Lecture Notes VidyarthiplusUploaded bymadhes14
- PM Stepper Motor Control System by Pic - Ng Wai Liang - QA76.5.N48 2006Uploaded byNirmal Kumar
- Single phase motor automatic regulatorUploaded byDaky Pintag Lema Males
- Electronic Circuits NotesUploaded byAnonymous cJZSLMc
- Physics investigatory project on physicsUploaded byAmriteshbhaskar
- Inside Intel InsideUploaded bySagar Bora
- C06023338.pdfUploaded byinventionjournals