You are on page 1of 68

Service Manual

- SAT-55000S
- SAT-57000S
- SAT-9400 FTA

5 October, 2005
Topfield Co., Ltd

IMPORTANT
Note : The design of the satellite receiver is subject to continuous development and improvement.
Consequently, this receiver may incorporate minor changes in detail from the information contained in this
manual.

G
O

LD

M

AS

TE

R

Warning : These servicing instructions are for use by qualified personnel only. To reduce the risk of electric
shock, do not perform any servicing other than that specified in the operating instructions unless you are fully
qualified to do so.

2

TABLE OF CONTENTS

Page

IMPORTANT ........................................................................................................................2
1. Safety Instructions .........................................................................................................5
2. List and Description of The Major Parts.........................................................................6
2.1.

Main Board ................................................................................................................................. 6

2.2.

Front Board................................................................................................................................. 7

TE

R

3. Block Diagram of The IRD .............................................................................................8
4. Block Diagram of The Main Board.................................................................................9
5. Test and Repair ...........................................................................................................10
5.1.

Visual Test ................................................................................................................................ 10

5.2.

Basic Function Test....................................................................................................................11
No LED and 7-segment is turned on .................................................................................................................... 11

5.2.2.

Some LED and 7-segment have problems........................................................................................................... 11

5.2.3.

Remote Control Unit (RCU) does not work. ......................................................................................................... 11

5.2.4.

Key of the front panel have problems................................................................................................................... 11

5.2.5.

No System ID is displayed.................................................................................................................................... 11

5.2.6.

Receiver acts like the key of the Front Board or RCU is pressed. ....................................................................... 12

5.2.7.

No picture but the OSD works. ............................................................................................................................. 12

5.2.8.

No picture (and no OSD) and No sound............................................................................................................... 12

5.2.9.

No sound and good picture .................................................................................................................................. 13

5.2.10.

No picture(and no OSD) and good sound ............................................................................................................ 13

5.2.12.
5.2.13.

No sound and / or no picture on the RF modulator (Cinch works well) ................................................................ 13
No LNB power at all of the vertical and horizontal................................................................................................ 13
Incorrect LNB power............................................................................................................................................. 13

The Advanced Test of Main Board............................................................................................ 14

G
O

5.3.

LD

5.2.11.

M

AS

5.2.1.

5.3.1.

Voltages on important point .................................................................................................................................. 14

5.3.2.

Power on Test sequence ...................................................................................................................................... 14

5.3.3.

Reset .................................................................................................................................................................... 14

5.3.4.

System Clock........................................................................................................................................................ 16

5.3.5.

RS232 Data Port (Program download port) and Program download ................................................................... 16

5.3.6.

LNB power............................................................................................................................................................ 17

5.3.7.

RF modulator........................................................................................................................................................ 18

5.3.8.

Video..................................................................................................................................................................... 18

5.3.9.

Audio .................................................................................................................................................................... 18

5.4.

The Advanced Test of Front Board. .......................................................................................... 19
5.4.1.

Key ....................................................................................................................................................................... 19

3

. .... Check the Pothocoupler IC....................... ....................5........... Front Board.......................................... 20 5......2.........................................................................3.............................................................................. 4 ............... 21 AS 7.......... 20 R 5...................................... Remote control ..................................5............................................................. Check the Fuse.................................5................................4....1..................................................................................................................... 22 7...............................................................................................................22 Schematic diagram of Front Board..................................... Schematic Diagrams ............ 20 Check the damaged parts........................... 21 6.............................. Schematic diagram of SMPS (power supply)............1.......................3...................................................... 23 7......... Main Board ............4............................... 20 5... Display.....................................1... 20 5..............................................................................3.....................4............................................................... Check the Shunt regulator..................................5......2................. Schematic diagram of Main Board ............................................................................................... The Advanced Test of SMPS..... 19 5....................................... 20 5...............3......5...4........................................... 24 G O LD M 7........5.................................................5.........5............. 21 6.... PIN description of The Major Parts..................................................................................................................................................... Test the diodes........................................................................21 6......................... 19 5.................................................. SMPS..4..............................................................2.............................................. 19 5............... Nothing works on Front Board.................. TE 6..................................2...............................................................................................................

3 Only the same screw should be used to assemble the IRD.1. 1. To handle SMPS. wait until the capacitor is discharged.2 The capacitor inside the SMPS (power supply) can hold charge even if the IRD has been disconnected from the mains plug. G O LD M AS TE R 1. 5 .1 The IRD must be disconnected from the mains plug before it is opened. Safety Instructions Read this chapter carefully before servicing the IRD. 1.

8V Regulates internal 2. 5267-12A Power input connector from SMPS RS232 Driver U15 MAX232 Rs232 level conversion Audio DAC U17 UDA1334TS Audio Digital to Analog Converter Or. Or. equivalent part SCART1 2203-42STA SCART connector Cinch J1 RCA – 3pin Cinch connector for A/V Regulator U19 LM7805 Regulates 5V for RF-modulator SCART G O 11 12 13 Or. Vertical 13V) TE LNB Power Or. U2 LM7805 Regulates Tuner 5V (with Heat sink) U3 LNBP20PD Regulates and switching LNB power Switching IC (Horizontal 18V.1. System control Power level detection. equivalent part Analog to Digital Conversion. equivalent part EEPROM U8 SDRAM U9 24LC02B-SN Saves some parameters Or.5V. equivalent part JP2 OP Amp 10 Regulates internal 1.5BS LD 7 Or.2. equivalent part R Regulator 22KHz tone On/Off LNB Power Bypass Poly Switch U4 RXE065 Over current protection of LNB power. U14 Connector 8 LD1117ADT18 MIC39100-2. equivalent part TTL U22 74LVC14 Front Board Interface Or. equivalent part U16 TL072 Audio amplifier Or. M 4 Main CPU of IRD AS 3 Only one IC is used Resets the system. equivalent part Or. Regulator U12 Regulator U13 Regulator 9 78L12 Regulates internal 12V. QPSK demodulation. CPU. equivalent part ASIC U10 TF301SC15 Reset IC U11 ELM9727NBA CI interface. equivalent part . Demux U5 IBM39STB02500 and Decoder 5 6 MPEG Demux and Decoder Flash Memory U7 SST39VF800A Saves program and constant Or. List and Description of The Major Parts 2. equivalent part (without Heat sink ) RF Modulator U20 RMUP74055AB RF Modulator Connector JP5 5267-7A Front Board Interface Regulator U21 LM7805 Regulates 5V for front Or. equivalent part K4S641632D Main system memory Or. Main Board Page 1 Part Location Name Number Tuner Module U1 Part number TBMU24311IPP Function Comment Channel tuning. equivalent part Connector JP6 5267-9A Front Board Interface TTL U23 74LVC14 Front Board Interface 6 Or.

2. equivalent part Remocon Sensor U2 TSOP4838 Receives RCU signal Or. Front Board page 1 Part Location Name Number Part number Function Comment 7-Segment U1 A-3C4G Displays Messages Or. U4 74HCT164 Interface front board with Or.2. equivalent part TTL U3. equivalent part Connector J1 5267-7A Front main board board and main board G O LD M AS TE R interface 7 .

Block Diagram of The IRD . +8V. GND M RF modulator LD G O TUNER 3. +17V. +15V.3V. Control signal RS232 R TE Main Board TV SCART AS Cinch for AV +30V. +3. +22V.Power Supply (SMPS) SPDIF 8 Front Board +5V.

22khz generator Front Board I/F IIC Channel Data 9 System Control ASIC (TF301SC15) IIC bus for RF modulator Audio DAC (UDA1334 Or PCM1754) FLASH Memory R AV Control RF Modulator SPDIF Output Cinch output TV Scart Output EEPROM (24LC02) Program Download Port (RS232) Connector for Manufacture DRAM for TS Buffer & System TE Video Output AS IBM39STB02500 (VULCAN) M LD VCXO G O 4. Block Diagram of The Main Board .Voltage Detector (Reset IC) (ELM9727NBA) TUNER LNB power.

‘JP2’ of Main Board : Power connector. Test and Repair 5. . .Check whether the Front Board has any damage.Check whether the Main Board has any damage. ‘JP6 of Main Board : Connector for Front Board interface R .1. G O LD M AS TE . Visual Test .Check whether the SMPS(power supply) has any damage.Check whether the RS232 Sub board has any damage.5.Check whether all the connectors are plugged well. 10 .

Possible Cause Remote Controller may If some keys of RCU do not have some problem. sensor problem. control does not work.2.3 in Front Board or Replace the tact switch. with brighter display when the power key is pressed. Check J1. 11 . PCB pattern of the Front Board. but the key of the front JP5. Pattern or broken tact switch can be a problem If sometime RCU work. Check the PCB pattern of Front Key of the front panel have problems How to Check How to repair If some of the key does If one of the key or RCU work. repair the Front Board. Replace the sensor. No System ID is displayed Possible Cause 1 How to Check How to repair Main Board problem.4. Communication problem new one which works well in the If it does not work. repair the Main between the Front Board other IRD Board. 5.2. new one which works well in Otherwise. it may be RCU problem.1. Basic Function Test No LED and 7-segment is turned on Possible Cause 1 Front Board Problem 5. This pin Check the PCB and remove the panel does not work. Some LED and 7-segment have problems Possible Cause 1 How to repair How to Check How to repair R 5. it is the Front is the problem of the switch or patterns of Front Board. Check the Board displays only the time powers of Main Board.2. Remote Control Unit (RCU) does not work.5.3. Board problem. should be “HIGH” when no key short to the GND. Front Board Problem Check the Front Board according to 5. it Check the switch and the PCB not work. How to Check Replace the Front Board with If it works. AS 2 How to repair M 1 How to Check TE the advanced function test. Sensor of the Front If key.2.2.2. LED and 7-segment Board may have problem work. 2 Main Board fails to boot. is pressed. work.5. The 7-segment on the Front Repair the Main Board. LD Possible Cause 1 Replace the RCU with new one. check the Main Board other IRD and SMPS. repair the Front Board. Replace the Front Board with If it works.2. Check the Front board resistors G O 2 then one of the key may be pressed always. and the Main Board.3 in main board. it is Check the power of U2(sensor). And only the Remote Board. 5.

3 in main board.6. connector on Board. it may be a problem of the tuner. No picture (and no OSD) and No sound Possible Cause How to Check How to repair CPU (IBM39STB02500) In this case. Check the channel data path of the and good signal quality.2. How to Check How to repair The key of the Front Replace the Front Board and Replace the broken key with new Board is pressed always. 5. C8) ) M 3 Check the antenna signal. This pin Check the PCB and remove the should be “HIGH” when no key short to the GND. it may be the problem MPEG decoding. but no Main Board.7. In this case.3 in Front Board or Replace the tact switch. See LNB section of this manual. 7-segment on the Front panel displays it. It should be and capacitors (C6. Ex) ‘L5. Check J1.05’ is displayed : its System ID is 505 5. one. Check the Front board resistors 5.REF) System ID : When the power is turned on. the OSD have Check SMPS and Main Part of main problem. Check the all the power of Repair the power according to the power advanced function test . 1 2 There is good RF signal level.7 (tuner).2. JP5. CPU (IBM39STB02500) problem If all the other things work LD 4 except the picture and sound. The power of the tuner If the signal level of the tuner is If not.8. antenna cable or No or bad LNB power Check the LNB power and No or bad 22khz signal.2. check the voltage of power path (include series bead (L4) the U1. Check the tuner part. 22khz signal on LNB in of the tuner. 2 R Possible Cause TE 1 Receiver acts like the key of the Front Board or RCU is pressed. board voltage SMPS problem. check it. some problems. check the SMPS and the has some problem. In this case. it may be a channel data path problem. is pressed. about 30V. Check the Front PCB. the signal level and signal quality of the information bar will be good. broadcasting is scanned. 12 Main . AS antenna. Possible Cause 1 How to Check Tuner problem How to repair If the signal level of the tuner is very low. Channel Data path G O 5 problem. very low. No picture but the OSD works.

AS 1 How to Check TE 5. 5. to the advanced function test. If it works well. G O 5. U3(LNBP20PD)or related Test the Main Board according Repair the Main Board according to circuit has problem. Check the SMPS Replace the SMPS. No sound and / or no picture on the RF modulator (Cinch works well) problem of RF modulator. R 1 Possible Cause Possible Cause 2 How to repair RF channel is selected Check the RF channel incorrectly. No picture(and no OSD) and good sound How to Check How to repair CPU (IBM39STB02500) Test the Main Board according problem to the advanced function test. LD selected in the menu.2. 1 No sound and good picture Possible Cause How to Check How to repair Audio DAC or OP Amp Test the Main Board according Repair the Main Board according to problem to the advanced function test.5.2. No LNB power at all of the vertical and horizontal. RF modulator has Replace the RF modulator with problem. new one. to the advanced function test. the advanced function test. Incorrect LNB power 1 Possible Cause How to Check If only the 18V is very Check the SMPS(or JP2. new one.2).13. 2 Both the 18V and 13V Test the Main Board according are too low or too high. selection.11. problem. it can be a SMPS should be higher than 20V.2. 13 If not. 5. Problem of Audio or Replace the RF modulator with Video line on the board. Select the correct channel. SMPS has problem. Repair the Main Board. replace SMPS. .12. the advanced function test.9. It will have the same M problem. it is the Replace it with new one. 3. Possible Cause 1 ‘LNB power OFF‘ is 2 4 Check the LNB menu.10.2. How to Check How to repair Set the LNB power to ON. It How to repair low.2.

8. 5. G O Schematic page 6. .3.Check point 1 - AS * important : Be careful not to short the signals while checking the signals. Otherwise.3.3.2.10. It may damage the other part of Main Board. it is the problem of Main Board.12 GND GND GND Comment R Minimum TE Pin number In standby mode.1.22V +3.5. Reset LD points according to ‘Voltages on important point’ section. reset circuit works. 14 . it can be higher than maximum voltage 5.Voltage at JP2 in page 7 (of a schematic diagram) Nominal Maximum voltage voltage voltage 1 +28V +30V +32V 2 +20V +22V +23V 3 +16V +17V +18V 5 +7.1 again.3. the Main Board or SMPS have problem.7V its output goes to low.3V +3. Power on Test sequence . And. M If it is not 5V. The Advanced Test of Main Board. If it is 5V.1 is the power supply pin of the Front Board. the Front Board have problem. It should be 5V.6. U11 is a voltage detector.38V 11 +14V +15V +17V 4. Check the voltages of some 5.75V +5V +5.6V +8V +8.3V is lower than 2.25V 9 +3. If it does not work. Voltages on important point . After power on by the Front Board. check JP6. remove the Front Board from the JP6. If the voltage of 3.4V 7 +4. JP6.3.Check point 2 – Replace the Front Board with new one.

44 should be 3.Check point 1 In normal state.) The reset signal is delayed and reconstructed in U10(TF301SC15). check the system clock.44 is provided to all the system. the ‘nRESETIN’ signal is 3. . The reset output of U10.39 is 3.The ‘nRESETIN’ signal should go high after power up ( when the IRD goes to Normal state from Standby state.Check point 2 - G O LD M AS TE R U10. U11 has problem.39 and U10.3V. If it is about 0V.3V.3V. 15 . If only U10. .

Check point 2 If the video output of receiver has not color. If the color of the picture disappears. If F1.000MHz clock signal. . If it fails program download and nothing happens in the receiver. replace VCXO1 with new one. . The pin2 and pin3 of the download cable should be crossed.5.3 have not 27MHz clock signal. 5.5. the ‘SCLK’ signal may be different from 27. RS232 Data Port (Program download port) and Program download Connect a PC with a download cable (Female – Female cross cable). .3. G O The ‘SCLK’ signal is 27. check the download cable and the PC. System Clock LD M AS TE R Schematic page 3 VCXO1 generates the system clock.4.Check point 1 - Check the input and output of ‘F1’. In this case.3.000MHz or the VCXO1 have bad quality. All of them should have 27MHz clock signal. It may the problem of VCXO1.Check point 1 - 16 . it may the problem of VCXO1.

E-12 Error while TFDM writing. At vertical. Voltage at this pin is about 13V and at horizontal.) LD Different system ID. E-02 The CRC error of Application program. about 18V. Set the LNB voltage to Vertical.4 is the output voltage for tuner (LNB). E-03 UART communication error. 17 . If the voltage of U3. (‘##’: the number of remained data block) Loader program is being saved.3. E-05 Memory overflow M E-01 to write the EEPROM data. check the voltage of SMPS according to ‘ Voltages on important point’ section.) (‘##’ : the number of remained EEPROM block The CRC error of Header/Data block. about 0. E-04 Error while Flash writing. And at horizontal. about 3V. Ed## AS (‘##’ : the number of remained flash block to write the flash data. . U3.5 is the control signal for selecting vertical or horizontal. LNB power U3. 5. E-09 EEPROM read error. -> The model of the receiver and the program(or data) to be E-06 downloaded is not matched.3 has below 20V. The message and error code is as follows. E-11 Not supported Flash memory. . logical “HIGH”. Fd## EEPROM data is being saved. R dn## Description AP## (‘##’ : the number of remained flash block to write the application program. check the voltage of SMPS according to ‘ Voltages on important point’ section. Not supported TFD version.) TE Application program is being saved. G O E-07 E-10 EEPROM write error.6. level of this pin is logical “LOW”. Display Data is being downloaded.2 has below 15V. E-08 Not supported data type.Check the download cable and the PC with a new receiver. At vertical.Check Point 1 If the voltage of U3. Some message is displayed on the Front panel when the new program is downloaded.Check point 2 Check the error code on the display of the Front Board.) Flash data program is being saved. LP## (‘##’ : the number of remained flash block to write the loader program.

Check the voltage of U3.3. RF modulator AS . If logically ‘LOW’ ( about 0V) then check the line from U5 (IBM39STB02500 ) and U3.Check point 2 - Check U17. Check L15 and its related circuit (CVBS). Check the voltage of U3. check C44 and C47. schematic page 11) .Check point 1 - Check audio output of SCART. Check L17 and its related circuit (RGB . Check level of U3.1 and U17. 5. Chinch and RF modulator. the OP AMP(U17) is the problem. If only one of them has problem. SCL5V). check its related circuit. To check audio DAC..GREEN). That value must be over 20V. the IBM39STB02100 (U5) may have problem. 18 .4. If it does not have audio signal.7.6 whether logically ‘HIGH’ ( about 3V ). If it does not work well.5. the LD IBM39STB02100 (U5) may have problem. If it has audio signal.(the signal name is SDA5V. the IBM39STB02100 (U5) may have problem. the Audio DAC(U18) or OP AMP(U17) may have problem. 5. Check L16 and its related circuit (RGB .BLUE). At this point the signal should be work.4 is under 12V.5 whether logically ‘HIGH’ ( about 3V ).RED). .8.4.6. Set the LNB voltage to Horizontal . Video M 5. If logically ‘LOW’ ( about 0V) then check the line from U5 (IBM39STB02500) and U3. then check soldering status of U3. Voltage of U3.Check Point – Check level of U3.6. .9.6 whether logically ‘HIGH’ ( about 3V ). At this point the signal should be work. Audio . Chinch.3. At this point the signal should be work.5. If it does not work well. Voltage of U3.Check point 1 - Check video output of Scart.Check point 2 - Check the IIC line. the IBM39STB02100 (U5) may have problem. G O Check L18 and its related circuit (RGB . If logically ‘LOW’ ( about 0V) then check the line from U5 TE (IBM39STB02500) and U3.Check point 1 - Check the power input of RF modulator (U20. At this point the signal should be work. If it does not work well.4 is under 20V. Check level of U3.7. That value must be about 13V.Check Point – R Check level of U3. and RF modulator. If it does not work well.5 whether logically ‘LOW’ ( about 0V ).3. If logically ‘HIGH’ ( over 2V) then check the line from U5 (IBM39STB02500) and U3. then check soldering status of U3.

3. R3. . U2. Key If any key pressed.Check point 1 – If one of the digit is brighter than the other.14. If it does not work.4. R7. U4.5. If there is no wrong value or parts. It should 5V. dots and LED on the display -> Q5 .Check point 2 – If you can not find any problem with the U5.4. and the digit displays wrong character. main board problem. the Remote control unit may have If the key and display work and only the remote control does not work.14 19 .Check point 1 – The power of Front board (J1.4. then check resistors and transistors in front board. U5 (sensor) may have problem. replace the transistor Q1 to Q5 as follows.Check point 3 – If one of the segments of all digit is not displayed. TE Check the power of the sensor (U5. If level of this pin never goes to “LOW”. If not. 5. Display AS 5.Check point 2 – If one of the segments in one digit is not displayed.4. 5. R2. check the R10 and the PCB.4.Check point 2 – First Digit -> Q1 2nd Digit -> Q2 3rd Digit -> Q3 LD 4th Digit -> Q4 M If one of the digit is not displayed. check the resistors (R1. 5.4. . .3. G O R9) and the PCB pattern. R4. . R Check the Remote control unit with other receiver. . replace it with new one.3). Remote control U5 is the sensor for remote control.1).3 in Front board goes low and high repeatedly. Nothing works on Front Board.3. J1. The Advanced Test of Front Board.Check point 1 – problem. .2. R8. R5. U3. replace the display module.1. then replace transistor with new one.

20 . replace U2 with new one.1(ref) should 2.4. III. It should higher than 3V. If not.5. check the other problem which can exist.5. Test the diodes. Before replacing the fuse. M ZD1) To measure the resistance.Check point 1 – 5.5V. Check point 1 – AS Check whether the diodes has crack. you must remove the mains plug. Very high voltage is generated in SMPS. The Advanced Test of SMPS.1. Check the resistance of diode part and potho Tr part.Check point 1 – Check the fuse.5. R I. Check the Shunt regulator LD 5. Same part should be replaced. Replace it with new one.ORTP-905.(ex: D1.3(cathode).3. . Check the damaged parts. II. If the resistance is too low (lower than 10ohm). Same part should be replaced. . Check the Fuse.2. TE Check whether there is broken part by visual test. : ORTP-820. And replace it with new one.Check point 2 – G O If U2. 5. wait until the capacitor is discharged. The SMPS must be disconnected from the mains plug to test. If its resistance is about 0 or very low. remove U2 and check it again.5. Check the Pothocoupler IC .Check point 2 – Check the resistance of all the diodes. 5. The capacitor inside the SMPS (power supply) can hold charge even if the IRD has been disconnected from the mains plug. the voltage at U2.5.5. To handle SMPS. Check if it has damages. . The same kind and rated fuse should be replaced. replace it with new one.5. replace it with new one.Check point 1 – Check the voltage of U2. .Check point 1 – Check the pothocoupler PC1. If there is a crack. HDAD30W601 Caution -------------------------------------- ------------------------------------------- 5. If not. * There are three kinds of SMPS. Diodes is named as Dxx or ZDxx.5.3 is higher than 3V. . it is the problem.

U5 IBM39STB02500 Flash Memory Demux and Decoder U7 SST39VF800A EEPROM U8 24LC02B-SN SDRAM U9 K4S641632D Reset IC U11 ELM9727NBA Regulator U12 LD1117ADT18 Regulator U13 MIC39100-2. SMPS Part Name TSOP4838 74HCT164 LD Remocon Sensor Part number M Part Name TE Tuner Module R 6. Front Board Location Number U2 TTL U3.3.6.1.2. Main Board Location Part number Number U2 KA431A (AZ431BZ-B) SPS U1 KA1M0380R (KA5M0365R) G O Shunt regulator 21 . PIN description of The Major Parts U1 TBMU24311IPP Regulator U2 LM7805 LNB Power Switching IC U3 LNBP20PD CPU. U4 6.5BS Regulator U14 78L12 U15 MAX232 Audio DAC U17 UDA1334TS OP AMP U16 TL072 RF Modulator U20 AS RS232 Driver RMUP74055AB 6.

. +   (.

 -   . -.

 .

. /  (   $%& +  * ) (.

(( .)  !  .

TE R ( (( %  (.    !     * 2 ..

+ AS  ((   (..

"'%  !   % 0%   M    (..

. O LD G       .

   * 2 * 2 !!''$' !"! "!12" 2"$!3    .

67 ) .   4 -   5.

LM78XX Series Voltage Regulators General Description R of external components It is not necessary to bypass the output although this does improve transient response Input bypassing is needed only if the regulator is located far from the filter capacitor of the power supply For output voltage other than 5V 12V and 15V the LM117 series provides an output voltage range from 1 2V to 57V Features Y Y Y Y Y Output current in excess of 1A Internal thermal overload protection No external components required Output transistor safe area protection Internal short circuit current limit Available in the aluminum TO-3 package TE Y Voltage Range LM7805C LM7812C LM7815C 5V 12V 15V AS The LM78XX series of three terminal regulators is available with several fixed output voltages making them useful in a wide range of applications One of these is local on card regulation eliminating the distribution problems associated with single point regulation The voltages available allow these regulators to be used in logic systems instrumentation HiFi and other solid state electronic equipment Although designed primarily as fixed voltage regulators these devices can be used with external components to obtain adjustable voltages and currents The LM78XX series is available in an aluminum TO-3 package which will allow over 1 0A load current if adequate heat sinking is provided Current limiting is included to limit the peak output current to a safe value Safe area protection for the output transistor is provided to limit internal power dissipation If internal power dissipation becomes too high for the heat sinking provided the thermal shutdown circuit takes over preventing the IC from overheating Considerable effort was expanded to make the LM78XX series of regulators easy to use and mininize the number Schematic and Connection Diagrams G O LD M Metal Can Package TO-3 (K) Aluminum C1995 National Semiconductor Corporation TL H 7746 – 2 Bottom View Order Number LM7805CK LM7812CK or LM7815CK See NS Package Number KC02A Plastic Package TO-220 (T) TL H 7746 – 3 Top View Order Number LM7805CT LM7812CT or LM7815CT See NS Package Number T03B TL H 7746 – 1 TL H 7746 LM78XX Series Voltage Regulators February 1995 RRD-B30M115 Printed in U S A .

An appropriate DC blocking capacitor must be used to couple the modulating signal source to the EXTM pin. After the time has elapsed.) and OLF goes in HIGH (*): External components are needed to comply to level 2. a range of cost-effective PowerSO-10 solutions is also offered. If the overload is still present. still ensuring excellent power-on start up even with highly capacitive loads on LNB outputs. Typical ton +toff value is 1200ms when a 4. Simultaneously the OLF pin.7µF external capacitor is used. (*) Available on request Multiwatt-15 PowerSO-20 M TYPE LNBP10 LNBP11 LNBP12 LNBP13 LNBP14 LNBP15 LNBP16 LNBP20 AS ORDERING CODES bus hardware requirements. The device is packaged in Multiwatt15 for thru-holes mounting and in PowerSO-20 for surface mounting. the protection circuit will cycle again through toff and ton until the overload is removed. the relevant pin can be left open. When a limited functionality in a smaller package matches design needs. from HIGH IMPEDANCE state goes LOW. The overcurrent protection circuit works dynamically: as soon as an overload is detected in either LNB output. TE R input pin is available (EXTM). that is an open collector diagnostic output flag. All versions have built-in thermal protection against overheating damage.LNBP20 IMPEDANCE.x and above (bidirectiona) DiSEqC trademark or EUTELSAT.LNBP10 SERIES . the output is resumed for a time ton =1/15toff (typ. DiSEqC LNBP20CR PowerSO-10 LNBP10SP-TR (*) LNBP11SP-TR (*) LNBP12SP-TR (*) LNBP13SP-TR (*) LNBP14SP-TR (*) LNBP15SP-TR (*) LNBP16SP-TR (*) LNBP20PD-TR G O LD PIN CONFIGUARATION (top view) 2/18 Multiwatt-15 PowerSo-20 PowerSO-10 is a . Two pins are dedicated to the overcurrent protection/monitoring: CEXT and OLF. This dynamic operation can greatly reduce the power dissipation in short circuit condition. When external modulation is not used. the output is shut-down for a time toff determined by the capacitor connected between CEXT and GND.

7 Signal and I/O Information PLB Table 1-1. R 1. The RTC also provides a 3-wire front panel control interface. allowing the CPU to wake up when required to perform functions such as programming a VCR.02 May 31. hours.IBM Confidential Ball Number AA12 AS 27MHZ_CLK AUD_GNDA0 TE 1.7. 2002. and days.fm. Programmable alarms can be set to interrupt the CPU.IBM39STBx25xx Preliminary STBx25xx Digital Set-Top Box Integrated Controllers 1.1 Signals Sorted by Signal Name BI_ADDRESS16 V21 BI_ADDRESS17 V22 BI_ADDRESS18 U21 BI_ADDRESS19 U22 BI_ADDRESS20 U23 BI_ADDRESS21 T21 BI_ADDRESS22 P20 BI_ADDRESS23 R23 BI_ADDRESS24 P21 BI_ADDRESS25 P22 BI_ADDRESS26 N21 BI_ADDRESS27 N22 BI_ADDRESS28 N23 BI_ADDRESS29 M21 BI_ADDRESS30 M22 BI_ADDRESS31_WBE1 M23 Product Overview Page 43 of 890 .4. to drive panel seven-segment displays with time information or program-generated data. Signals Sorted by Signal Name I/O Signal Name AUD_GNDA1 AUD_VDDA0 AUD_VDDA1 AA8 AC3 AC7 AA5 W21 BI_ADDRESS12 Y23 BI_ADDRESS13 V20 BI_ADDRESS14 W22 BI_ADDRESS15 W23 M BI_ADDRESS11 O LD G Stbx25_Overview.6. minutes.10 Real Time Clock / Front Panel Controller The Real Time Clock (RTC) counts seconds.

IBM Confidential .fm.02 May 31. 2002.IBM39STBx25xx STBx25xx Digital Set-Top Box Integrated Controllers Preliminary Table 1-1. Signals Sorted by Signal Name Ball Number BI_CS0 D21 BI_CS1 C22 BI_CS2 B23 BI_CS3 A22 BI_DATA0 L23 R I/O Signal Name BI_DATA1 L22 BI_DATA10 G23 G22 TE BI_DATA11 BI_DATA12 G21 BI_DATA13 F22 BI_DATA14 E23 BI_DATA2 BI_DATA3 BI_DATA4 BI_DATA5 M BI_DATA6 E22 AS BI_DATA15 Page 44 of 890 K21 K20 J23 J22 BI_DATA7 J21 BI_DATA8 H23 BI_DATA9 H22 BI_OE B20 BI_READY D23 BI_RW E21 BI_WBE0 C23 CI_CLOCK B5 CI_DATA0 B19 CI_DATA1 B18 CI_DATA2 C16 CI_DATA3 A16 CI_DATA4 A12 CI_DATA5 D14 CI_DATA6 B14 CI_DATA7 B12 CI_DATA_ENABLE C6 CLK_GNDA AC9 CLK_VDDA AA11 DAC1_AGND0 B7 O LD G Product Overview L21 Stbx25_Overview.

02 May 31.fm.IBM Confidential A5 M AS DAC1_RREF_OUT C7 TE DAC1_VOUT1 Product Overview Page 45 of 890 .IBM39STBx25xx Preliminary STBx25xx Digital Set-Top Box Integrated Controllers Table 1-1. 2002. Signals Sorted by Signal Name Ball Number DAC1_AGND1 A8 DAC1_AGND2 C10 DAC1_AVDD0 B6 DAC1_AVDD1 C8 DAC1_AVDD2 A9 R I/O Signal Name DAC1_AVDD3 B11 DAC1_CREF_OUT DAC1_VOUT2 DAC1_GREF_OUT DAC1_VOUT3 B8 A11 C11 A7 DAC1_VREF_IN C9 DAC2_AGND0 B17 DAC2_AGND1 B15 DAC2_AGND2 C13 DAC2_AVDD0 C18 DAC2_AVDD1 B16 DAC2_AVDD2 C14 DAC2_AVDD3 A13 DAC2_VOUT1 C17 DAC2_CREF_OUT A19 DAC2_VOUT2 C15 DAC2_GREF_OUT C12 DAC2_VOUT3 B13 DAC2_RREF_OUT A17 DAC2_VREF_IN A15 DA_BIT_CLOCK AA1 DA_LR_CLOCK AA2 DA_OS_CLOCK AB1 DA_SERIAL_DATA Y2 DA_SPDIF F20 EDMAC3_ACK/DMACK V3 EDMAC3_REQ/DMARQ E3 GND A01 GND A06 GND A10 O LD G Stbx25_Overview.

02 May 31. 2002.fm. Signals Sorted by Signal Name Ball Number GND A14 GND A18 GND A23 GND AA3 GND AB2 R I/O Signal Name GND AC1 GND AC6 B02 TE GND GND B22 GND C03 GND C21 GND GND GND GND M GND D04 AS GND Page 46 of 890 D12 D16 D20 F01 GND F23 GND H04 GND H20 GND K01 GND K23 GND M04 GND M20 GND P01 GND P23 GND T04 GND T20 GND V01 GND V23 GND Y04 GND Y08 GND Y12 GND Y16 GND Y20 GND AA21 GND AA23 O LD G Product Overview D08 Stbx25_Overview.IBM Confidential .IBM39STBx25xx STBx25xx Digital Set-Top Box Integrated Controllers Preliminary Table 1-1.

IBM Confidential B9 Product Overview Page 47 of 890 .IBM39STBx25xx Preliminary STBx25xx Digital Set-Top Box Integrated Controllers Table 1-1. Signals Sorted by Signal Name Ball Number GND AB22 GND AC10 GND AC14 GND AC18 GND AC23 R I/O Signal Name GPIO0 AC2 GPIO1 Y6 R2 TE GPIO10 GPIO11 V4 GPIO12 W3 GPIO13 B10 GPIO15 GPIO16 GPIO17 GPIO18 M GPIO19 D10 AS GPIO14 D6 C5 A4 B4 GPIO2 AB5 GPIO20 A3 GPIO21 C4 GPIO22 B3 GPIO23 A2 GPIO24 K22 GPIO25 Y22 GPIO26 Y21 GPIO27 AA6 GPIO28 F21 GPIO29 R22 GPIO3 AC5 GPIO30 K4 GPIO31 AB15 GPIO4 C19 GPIO5 B21 GPIO6 A20 GPIO7 D18 GPIO8 M1 GPIO9 N3 O LD G Stbx25_Overview.02 May 31.fm. 2002.

IBM Confidential .02 May 31. 2002.fm. Signals Sorted by Signal Name Ball Number I2C0_SCL T3 I2C0_SDA U3 INT0 C1 INT1 D2 INT2 H21 R I/O Signal Name RW_HALT W2 RW_TCK AB6 AC4 TE RW_TDI RW_TDO Y1 RW_TMS AB3 RW_TRST Y3 SC0_DETECT SC0_IO SC0_RESET SC0_VCC AB4 AB8 AC8 C20 R21 T22 SC1_IO D22 SC1_RESET T23 SC1_VCC A21 SD0_ADDRESS0 M3 SD0_ADDRESS1 M2 SD0_ADDRESS10 T2 SD0_ADDRESS11 U1 SD0_ADDRESS12 U2 SD0_ADDRESS13 V2 SD0_ADDRESS14 W1 SD0_ADDRESS2 N1 SD0_ADDRESS3 N2 SD0_ADDRESS4 P2 SD0_ADDRESS5 P3 SD0_ADDRESS6 P4 SD0_ADDRESS7 R1 SD0_ADDRESS8 R3 SD0_ADDRESS9 T1 SD0_CAS L3 G SC1_DETECT O LD M SC1_CLK AA9 AS SC0_CLK Product Overview Page 48 of 890 Stbx25_Overview.IBM39STBx25xx STBx25xx Digital Set-Top Box Integrated Controllers Preliminary Table 1-1.

fm.IBM Confidential J3 Product Overview Page 49 of 890 . 2002.02 May 31. Signals Sorted by Signal Name Ball Number SD0_CLK J1 SD0_CS0 J2 SD0_DATA0 B1 SD0_DATA1 C2 SD0_DATA10 G2 R I/O Signal Name SD0_DATA11 G1 SD0_DATA12 H3 H2 TE SD0_DATA13 SD0_DATA14 H1 SD0_DATA15 SD0_DATA2 D3 SD0_DATA5 SD0_DATA6 SD0_DATA7 M SD0_DATA8 D1 AS SD0_DATA3 SD0_DATA4 F4 E2 E1 F3 F2 SD0_DATA9 G3 SD0_DQMH L2 SD0_DQML L1 SD0_RAS K2 SD0_WE K3 SD1_ADDRESS0 AA17 SD1_ADDRESS1 AB18 SD1_ADDRESS10 AA20 SD1_ADDRESS11 AB21 SD1_ADDRESS12 AC22 SD1_ADDRESS13 AB23 SD1_ADDRESS14 AA22 SD1_ADDRESS2 AA18 SD1_ADDRESS3 AC19 SD1_ADDRESS4 AB19 SD1_ADDRESS5 Y18 SD1_ADDRESS6 AA19 SD1_ADDRESS7 AC20 SD1_ADDRESS8 AB20 SD1_ADDRESS9 AC21 O LD G Stbx25_Overview.IBM39STBx25xx Preliminary STBx25xx Digital Set-Top Box Integrated Controllers Table 1-1.

2002.fm.02 May 31. Signals Sorted by Signal Name Ball Number SD1_CAS AA16 SD1_CLK AA15 SD1_CS0 AC15 SD1_DATA0 AA7 SD1_DATA1 AB7 R I/O Signal Name SD1_DATA10 AC13 SD1_DATA11 AB13 AA13 TE SD1_DATA12 SD1_DATA13 AB14 SD1_DATA14 AA14 SD1_DATA15 Y14 SD1_DATA3 SD1_DATA4 SD1_DATA5 SD1_DATA6 M SD1_DATA7 AB9 AS SD1_DATA2 Page 50 of 890 AA10 AB10 AB11 AC11 SD1_DATA8 AB12 SD1_DATA9 AC12 SD1_DQMH AC17 SD1_DQML AB17 SD1_RAS AB16 SD1_WE AC16 SYSTEM_RESET AA4 VDD D09 VDD D11 VDD D13 VDD D15 VDD J04 VDD J20 VDD L04 VDD L20 VDD N04 VDD N20 VDD R04 VDD R20 VDD Y09 O LD G Product Overview Y10 Stbx25_Overview.IBM39STBx25xx STBx25xx Digital Set-Top Box Integrated Controllers Preliminary Table 1-1.IBM Confidential .

Signals Sorted by Signal Name Ball Number VDD Y11 VDD Y13 VDD Y15 VDD2 D05 VDD2 D07 R I/O Signal Name VDD2 D17 VDD2 D19 E04 TE VDD2 VDD2 E20 VDD2 G04 VDD2 G20 VDD2 VDD2 VDD2 VDD2 M VDD2 U04 AS VDD2 U20 W04 W20 Y05 Y07 Y17 VDD2 Y19 G O LD VDD2 Stbx25_Overview. 2002.fm.IBM Confidential Product Overview Page 51 of 890 .IBM39STBx25xx Preliminary STBx25xx Digital Set-Top Box Integrated Controllers Table 1-1.02 May 31.

15 0.050 Cavity E 1 1 0 0 5 L 2 8 7 5 0 1 O LD AC AB AA Y W V U T R P N M L K J H G F E D C B A 12.27 C B 1.75 [0.10 M C A B Product Overview Page 73 of 890 .5 1.610 0.10 Mechanical Information Package Diagram R Top of Package (BGA Side Down) TE Digital Set-Top Box Integrated Controller IBM P/N PowerPC AS XXXXXXX ZZWWMMMM Date Code IBM39 STBx25xx xxx xxx OEM P/N 31 M 15.1 27.27 12.94 Stbx25_Overview.502] .22 G 15.fm.25 GLOB TOP 31 1.5 1.22 .1 C C A .610 Bottom of Package (BGA Side Up) 1. 0.75 [0.94 1.02 May 31.15 SOLDER BALL ∅ 0. 008 27. 20/.IBM Confidential E52P SUBSTRATE .IBM39STBx25xx Preliminary STBx25xx Digital Set-Top Box Integrated Controllers 1.30 M C ∅ 0. 2002.050 0.502] 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 Cu STIFFENER (304X ∅ 0.

Inc.2 48-LEAD TSOP ©2001 Silicon Storage Technology. S71117-04-000 6/01 5 360 .2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Data Sheet FUNCTIONAL BLOCK DIAGRAM SuperFlash Memory Memory Address R X-Decoder Address Buffer & Latches TE Y-Decoder CE# I/O Buffers and Data Latches Control Logic OE# WE# SST39LF/VF200A SST39LF/VF400A SST39LF/VF800A A15 A14 A13 A12 A11 A10 A9 A8 NC NC WE# NC NC NC NC NC NC A7 A6 A5 A4 A3 A2 A1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 G O LD A15 A14 A13 A12 A11 A10 A9 A8 NC NC WE# NC NC NC NC NC A17 A7 A6 A5 A4 A3 A2 A1 M SST39LF/VF800A SST39LF/VF400A SST39LF/VF200A A15 A14 A13 A12 A11 A10 A9 A8 NC NC WE# NC NC NC NC A18 A17 A7 A6 A5 A4 A3 A2 A1 FIGURE 1: PIN ASSIGNMENTS Standard Pinout Top View Die Up SST39LF200A/400A/800A SST39VF200A/400A/800A FOR 360 ILL B1.2 AS DQ15 .DQ0 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 A16 NC VSS DQ15 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 VDD DQ11 DQ3 DQ10 DQ2 DQ9 DQ1 DQ8 DQ0 OE# VSS CE# A0 A16 NC VSS DQ15 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 VDD DQ11 DQ3 DQ10 DQ2 DQ9 DQ1 DQ8 DQ0 OE# VSS CE# A0 A16 NC VSS DQ15 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 VDD DQ11 DQ3 DQ10 DQ2 DQ9 DQ1 DQ8 DQ0 OE# VSS CE# A0 360 ILL F01.

5V (2.5V) versions. 256 x 8 (2K).7V (2.7V to 5. Pin Configurations Pin Name A0 .5 (VCC = 2. and 8-Pin and 14-Pin JEDEC SOIC (AT24C01A/02/04/08/16) packages and is accessed via a 2-wire serial interface. 2.5V) and 1. 1024 x 8 (8K) or 2048 x 8 (16K) 2-Wire Serial Interface Schmitt Trigger.8V to 5. 16-Byte Page (4K. the entire family is available in 5. 512 x 8 (4K). 2. The AT24C01A/02/04/08/16 is available in space saving 8-pin PDIP.8 (VCC = 1. 0180D–10/98 1 .0V (4.5V to 5. In addition.8V to 5. 8-Pin MSOP. and 8-Pin TSSOP Packages Description O LD M The AT24C01A/02/04/08/16 provides 1024/2048/4096/8192/16384 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 128/256/512/1024/2048 words of 8 bits each. 2K). Filtered Inputs for Noise Suppression Bidirectional Data Transfer Protocol 100 kHz (1.5V) – 1.5V).5V) – 2. (AT24C01A/02/04/08/16).5V).5V) Internally Organized 128 x 8 (1K).7V to 5. 2.0 (VCC = 4. 8-Pin TSSOP (AT24C01A/02/04/08/16).5V to 5.Features • Low-Voltage and Standard-Voltage Operation • • R 2-Wire Serial EEPROM 1K (128 x 8) TE • • • • • • • • • AS • – 5.A2 Function Address Inputs SDA Serial Data SCL A0 A1 A2 GND Serial Clock Input WP 1 2 3 4 8 7 6 5 4K (512 x 8) 8K (1024 x 8) 16K (2048 x 8) AT24C01A AT24C02 AT24C04 AT24C08 AT24C16 VCC WP SCL SDA 8-Pin MSOP Write Protect No Connect G NC 14-Pin SOIC NC A0 A1 NC A2 GND NC 8-Pin TSSOP 2K (256 x 8) 1 2 3 4 5 6 7 14 13 12 11 10 9 8 NC VCC WP NC SCL SDA NC A0 A1 A2 GND 8-Pin PDIP A0 A1 A2 GND 1 2 3 4 8 7 6 5 1 2 3 4 8 7 6 5 VCC WP SCL SDA 8-Pin SOIC VCC WP SCL SDA A0 A1 A2 GND 1 2 3 4 8 7 6 5 VCC WP SCL SDA Rev.7V) and 400 kHz (5V) Compatibility Write Protect Pin for Hardware Data Protection 8-Byte Page (1K. 2. 16K) Write Modes Partial Page Writes Are Allowed Self-Timed Write Cycle (10 ms max) High Reliability – Endurance: 1 Million Write Cycles – Data Retention: 100 Years – ESD Protection: >3000V Automotive Grade and Extended Temperature Devices Available 8-Pin and 14-Pin JEDEC SOIC.5V to 5.8V. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential.7 (VCC = 2.8V (1. 8-Pin MSOP (AT24C01A/02).5V) – 2.5V.5V to 5. 8K. 8-Pin PDIP.

Column address strobe Latches column addresses on the positive going edge of the CLK with CAS low. Selects bank for read/write during column address latch time.3 June 2000 . VDD/VSS Power supply/ground Power and ground for the input buffers and the core logic.C/RFU No connection /reserved for future use This pin is recommended to be left No Connection on the device. Disable input buffers for power down in standby. N. RAS Row address strobe Latches row addresses on the positive going edge of the CLK with RAS low. O LD System clock VSS DQ15 VSSQ DQ14 DQ13 VDDQ DQ12 DQ11 VSSQ DQ10 DQ9 VDDQ DQ8 VSS N. 0.8 mm Pin pitch) Input Function Active on the positive going edge to sample all inputs. CAS G WE Rev. Column address : CA0 ~ CA7 BA0 ~ BA1 Bank select address Selects bank to be activated during row address latch time. VDDQ/VSSQ Data output power/ground Isolated power supply and ground for the output buffers to provide improved noise immunity. CKE should be enabled at least one cycle prior to new command. Blocks data input when L(U)DQM active. DQ0 ~ 15 Data input/output Data inputs/outputs are multiplexed on the same pins. Enables column access. WE active. Row address : RA0 ~ RA11. Latches data in starting from CAS. CKE and L(U)DQM Masks system clock to freeze operation from the next clock cycle. Write enable Enables write operation and row precharge. L(U)DQM Data input/output mask Makes data output Hi-Z. Enables row access & precharge.C/RFU UDQM CLK CKE N.K4S641632D CMOS SDRAM PIN CONFIGURATION (Top view) PIN FUNCTION DESCRIPTION Name CS Chip select CKE Clock enable 54Pin TSOP (II) (400mil x 875mil) (0.C A11 A9 A8 A7 A6 A5 A4 VSS M Pin CLK 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 TE R 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 AS VDD DQ0 VDDQ DQ1 DQ2 VSSQ DQ3 DQ4 VDDQ DQ5 DQ6 VSSQ DQ7 VDD LDQM WE CAS RAS CS BA0 BA1 A10/AP A0 A1 A2 A3 VDD A0 ~ A11 Address Row/column addresses are multiplexed on the same pins. Disables or enables device operation by masking or enabling all inputs except CLK. tSHZ after the clock and masks the output.

AS O LD M G R TE .

5 V 2. O LD ORDERING CODES SO-8 DPAK TO-220 TO-220FM LD1117S12 LD1117S18 LD1117S18C LD1117S25 LD1117S25C LD1117S28 LD1117S30 LD1117S30C LD1117S33 LD1117S33C LD1117S50 LD1117S50C LD1117S LD1117D12 (*) LD1117D18 LD1117D18C LD1117D25 LD1117D25C LD1117D28 LD1117D30 LD1117D30C LD1117D33 LD1117D33C LD1117D50 LD1117D50C LD1117D LD1117DT12 LD1117DT18 LD1117DT18C LD1117DT25 LD1117DT25C LD1117DT28 LD1117DT30 LD1117DT30C LD1117DT33 LD1117DT33C LD1117DT50 LD1117DT50C LD1117DT LD1117V12 (*) LD1117V18 LD1117V18C LD1117V25 LD1117V25C LD1117V28 LD1117V30 LD1117V30C LD1117V33 LD1117V33C LD1117V50 LD1117V50C LD1117V LD1117F12 (*) LD1117F18 LD1117F18C LD1117F25 LD1117F25C LD1117F28 LD1117F30 LD1117F30C LD1117F33 LD1117F33C LD1117F50 LD1117F50C LD1117F LD1117SC LD1117DC LD1117DTC LD1117VC LD1117FC G SOT-223 OUTPUT VOLTAGE 1.3 V 5V 5V ADJUSTABLE FROM 1.85 V 3V 3V 3.3 V 3.25 TO 15V ADJUSTABLE FROM 1.8 V 2.5 V 2.25 TO 15V 3/24 .LD1117 SERIES TE R CONNECTION DIAGRAM (top view) SOT-223 SO-8 TO-220 M AS TO-220FM DPAK NOTE: The TAB is connected to the VOUT.8 V 1.2 V 1.

x Fixed SOP-8 (M) 3 1 1 7 GND OUT 3 6 GND ADJ 4 5 GND MIC39102 Adjustable SOP-8 (M) Pin Name EN Pin Function Enable (Input): CMOS-compatible control input.x Fixed SOT-223 (S) MIC39100/39101/39102 2 June 2000 . Active low = output undervoltage. Pin No. 5–8 GND Ground 4 5–8 Supply (Input) G 2. Connect to resitive voltage-divider network. TAB IN 2 O LD 1 8 GND M Pin Description Pin No. 2 2 IN 3 3 OUT Regulator Output FLG Flag (Output): Open-collector error flag output. Pin No.MIC39100/39101/39102 Micrel Pin Configuration GND TAB 1 IN 2 3 GND OUT IN 2 7 GND OUT 3 6 GND FLG 4 5 GND TE 8 GND MIC39101-x. logic low or open = shutdown. Logic high = enable. MIC39100 MIC39101 MIC39102 EN 1 AS EN 1 R MIC39100-x. 4 ADJ Adjustment Input: Feedback input.

3 V 5 V 5 V 5 V 6 V 6 V 6 V 8 V 8 V 8 V 9 V 9 V 9 V 12 V 12 V 12 V 15 V 15 V 15 V 18 V 18 V 18 V 24 V 24 V 24 V G O LD L78L33AC L78L33AB L78L05C L78L05AC L78L05AB L78L06C L78L06AC L78L06AB L78L08C L78L08AC L78L08AB L78L09C L78L09AC L78L09AB L78L12C L78L12AC L78L12AB L78L15C L78L15AC L78L15AB L78L18C L78L18AC L78L18AB L78L24C L78L24AC L78L24AB SO-8 M Type 3/19 .L78L00 CONNECTION DIAGRAM AND ORDERING NUMBERS (top view) SO-8 SOT-89 TE R pin 1 = VOUT pin 2 = GND pin 3 = VIN TO-92 BOTTOM VIEW ORDERING NUMBERS TO-92 L78L33ACZ L78L33ABZ L78L05CZ L78L05ACZ L78L05ABZ L78L06CZ L78L06ACZ L78L06ABZ L78L08CZ L78L08ACZ L78L08ABZ L78L09CZ L78L09ACZ L78L09ABZ L78L12CZ L78L12ACZ L78L12ABZ L78L15CZ L78L15ACZ L78L15ABZ L78L18CZ L78L18ACZ L78L18ABZ L78L24CZ L78L24ACZ L78L24ABZ SOT-89 (T&R) L78L33ACUTR L78L33ABUTR AS L78L33ACD L78L33ABD L78L05CD L78L05ACD L78L05ABD L78L06CD L78L06ACD L78L06ABD L78L08CD L78L08ACD L78L08ABD L78L09CD L78L09ACD L78L09ABD L78L12CD L78L12ACD L78L12ABD L78L15CD L78L15ACD L78L15ABD L78L18CD L78L18ACD L78L18ABD L78L24CD L78L24ACD L78L24ABD L78L05ACUTR L78L05ABUTR L78L06ACUTR L78L06ABUTR L78L08ACUTR L78L08ABUTR L78L09ACUTR L78L09ABUTR L78L12ACUTR L78L12ABUTR L78L15ACUTR L78L15ABUTR L78L18ACUTR L78L18ABUTR L78L24ACUTR L78L24ABUTR Output Voltage 3.3 V 3.

0 1.4 +5V INPUT C3 ALL CAPACITORS = 0.VOLTAGE INVERTER C2 11 T1IN T2OUT 7 16 VCC +5V TO +10V VOLTAGE DOUBLER C1+ R 16 VCC TE C1+ 1 RS-232 INPUTS 5k R2IN 8 9 R2OUT 5k GND 15 M Figure 5.VOLTAGE DOUBLER 5 C2+ 7 -10V +10V TO -10V V6 C2C4 VOLTAGE INVERTER +5V 400k 16 N. PIN NUMBERS IN TYPICAL OPERATING CIRCUIT ARE FOR DIP/SO PACKAGES ONLY.0 0. MAX222/MAX242 Pin Configurations and Typical Operating Circuit ______________________________________________________________________________________ 17 . 15 R1IN 14 R1OUT 12 T1IN T2OUT 8 13 N.C.7 10 10 1. 11 T2IN R2IN 9 12 T1IN R2OUT 10 11 T2IN 10 R2OUT DIP/SO MAX222 MAX242 C1 20 SHDN 17 VCC C2+ 5 C5 2 C1+ 2 C1.6 C2.) EN 1 (N.) EN ( ) ARE FOR MAX222 ONLY.7 C2 17 VCC 3 +10V C1+ +5V TO +10V V+ 4 C1.+5V-Powered. Multichannel RS-232 Drivers/Receivers MAX220–MAX249 +5V INPUT C3 TOP VIEW C5 1 C1 V+ 2 15 GND C1.7 4.1 0. RS-232 INPUTS 5k 10 R2OUT 5k SHDN GND 18 16 Figure 6.1 6 T1OUT 14 R1IN 13 AS DEVICE MAX220 MAX232 MAX232A V- +5V 10 T2IN R2OUT V+ 2 +10V 3 C14 C2+ +10V TO -10V 5 C2.1µF 12 T1IN TTL/CMOS INPUTS T1OUT 15 +5V RS-232 OUTPUTS 400k 11 T2IN T2OUT 8 13 R1OUT R1IN 14 TTL/CMOS OUTPUTS SSOP R2IN 9 1 (N.1 -10V C4 RS-232 OUTPUTS 400k T2OUT 7 12 R1OUT CAPACITANCE (µF) C1 C2 C3 C4 4.4 17 T1OUT 15 T1OUT C2+ 5 14 R1IN C2.) EN 1 18 SHDN C1+ 2 19 VCC V+ 3 18 GND V+ 3 16 GND C1.1 0.C.1 0.6 MAX222 MAX242 13 R1OUT G V.0 0.0 1.C.3 14 T1OUT C2+ 4 C2.C.7 1.0 1.C.5 MAX220 MAX232 MAX232A V. MAX220/MAX232/MAX232A Pin Configuration and Typical Operating Circuit O LD TOP VIEW (N.6 13 R1IN +5V 400k 12 R1OUT 11 T1IN TTL/CMOS INPUTS 10 T2IN 9 R2IN 8 DIP/SO TTL/CMOS OUTPUTS C5 4.7 T2OUT 8 R2IN 9 V.

note 1 PCS 10 3-level input pad. Because of test issues these pads are not 5 V tolerant and they should be at power supply voltage level or at a maximum of 0.6 V. note 1 DEEM 9 5 V tolerant digital input pad. halfpage BCK 1 16 VOUTR WS 2 15 VSSA G DATAI 3 VDDD 4 14 VOUTL UDA1334TS VSSD 5 13 VDDA 12 Vref(DAC) SYSCLK 6 11 SFOR0 SFOR1 7 10 PCS MUTE 8 9 DEEM MGL878 Fig.3 V tolerant. note 2 SFOR0 11 digital input pad.5 V above that level.7 and 3. note 1 bit clock input WS 2 5 V tolerant digital input pad. For lower power supply voltages this is maximum 3. note 1 serial data input 4 digital supply pad digital supply voltage 5 digital ground pad digital ground SYSCLK 6 5 V tolerant digital input pad. note 2 Vref(DAC) 12 analog pad VDDA 13 analog supply pad VOUTL 14 analog output pad VSSA 15 analog ground pad VOUTR 16 analog output pad TE R VDDD VSSD system clock input serial format select 1 mute control de-emphasis control power control and sampling frequency select serial format select 0 AS DAC reference voltage DAC analog supply voltage DAC output left DAC analog ground DAC output right M Notes 1. note 1 SFOR1 7 5 V tolerant digital input pad.Philips Semiconductors Preliminary specification Low power audio DAC 7 UDA1334TS PINNING SYMBOL PIN PAD TYPE DESCRIPTION BCK 1 5 V tolerant digital input pad. 1999 Nov 11 6 .2 Pin configuration. 5 V tolerant is only supported if the power supply voltage is between 2. handbook. note 1 MUTE 8 5 V tolerant digital input pad. O LD 2. note 1 word select input DATAI 3 5 V tolerant digital input pad.

TL072
TL072A - TL072B

LOW NOISE J-FET DUAL OPERATIONAL AMPLIFIERS

TE
R

WIDE COMMON-MODE (UP TO VCC+) AND
DIFFERENTIAL VOLTAGE RANGE
LOW INPUT BIAS AND OFFSET CURRENT
LOW NOISE en = 15nV/√Hz (typ)
OUTPUT SHORT-CIRCUIT PROTECTION
HIGH INPUT IMPEDANCE J–FET INPUT
STAGE
LOW HARMONIC DISTORTION : 0.01% (typ)
INTERNAL FREQUENCY COMPENSATION
LATCH UP FREE OPERATION
HIGH SLEW RATE : 16V/µs (typ)

DESCRIPTION
The TL072, TL072A and TL072B are high speed
J–FET input dual operational amplifiers incorporating
well matched, high voltage J–FET and bipolar transistors in a monolithic integrated circuit.
The devices featurehigh slewrates, low input bias and
offset current, and low offset voltage temperature
coefficient.

ORDER CODES

M

O
LD

D
SO8
(Plastic Micropackage)

N
DIP8
(Plastic Package)

AS

.
..
..
..
..

Package

Part Number

Temperature
Range

N

D

TL072M/AM/BM

–55oC, +125oC

TL072I/AI/BI

–40 C, +105 C

o

0 C, +70 C

TL072C/AC/BC

o

o

o

Example : TL072CN

PIN CONNECTIONS (top view)

G

1
2

-

3

+

4

December 1998

8
7
-

6

+

5

1
2
3
4
5
6
7
8

-

Output 1
Inverting input 1
Non-inverting input 1
VCC
Non-inverting input 2
Inverting input 2
Output 2
+
VCC

1/9

O
LD

G
TE
R

AS

M

TSOP48..SB1
Vishay Telefunken

Photo Modules for PCM Remote Control Systems
Available types for different carrier frequencies
fo
30 kHz
36 kHz
38 kHz
56 kHz

Type
TSOP4833SB1
TSOP4837SB1
TSOP4840SB1

Description

AS

The TSOP48..SB1 – series are miniaturized receivers
for infrared remote control systems. PIN diode and
preamplifier are assembled on lead frame, the epoxy
package is designed as IR filter.
The demodulated output signal can directly be decoded by a microprocessor. TSOP48..SB1 is the
standard IR remote control receiver series, supporting
all major transmission codes.

fo
33 kHz
36.7 kHz
40 kHz

TE
R

Type
TSOP4830SB1
TSOP4836SB1
TSOP4838SB1
TSOP4856SB1

M

Features

O
LD

D Photo detector and preamplifier in one package
D Internal filter for PCM frequency
D Improved shielding against electrical field
disturbance

16123

D Low power consumption
D High immunity against ambient light
D Continuous data transmission possible
(800 bit/s)

D TTL and CMOS compatibility
D Output active low

D Suitable burst length ≥10 cycles/burst

G

Block Diagram

Input

3
Control
Circuit

30 k

W
1

PIN
AGC

Band
Pass

VS

OUT

Demodulator
2

GND

9612226

Document Number 82108
Rev. 6, 29-Mar-01

www.vishay.com
1 (7)

29-Mar-01 .vishay.TSOP48.. 6.SB1 Vishay Telefunken 16777 G O LD M AS TE R Dimensions in mm www.com 6 (7) Document Number 82108 Rev.

com KA1L0380B/KA1L0380RB/ KA1M0380RB/KA1H0380RB Fairchild Power Switch(FPS) Features Description • • • • • • • • • • • The Fairchild Power Switch(FPS) product family is specially designed for an off line SMPS with minimal external components.fairchildsemi.1V − + 25V − Q L. thermal shut down protection.5V #2 DRAIN SFET S Thermal S/D R Q #1 GND Power on reset OVER VOLTAGE S/D Rev.www. productivity. design size. DRAIN 3. and system reliability. optimized gate turn-on/ turn-off driver.0. weight and at the same time increase & efficiency. under voltage lock out. a Fairchild Power Switch(FPS) can reduce total component count. temperature compensated precision current sources for loop compensation and fault protection circuit.1.E.5R 1R 0. FB Internal Block Diagram #3 VCC G 32V 5V Vref Internal bias Good logic OSC 9V 5µA S 1mA R − #4 FB 2.2 ©2001 Fairchild Semiconductor Corporation . GND 2. VCC 4. over voltage protection. It has a basic platform well suited for cost effective design in either a flyback converter or a forward converter. PWM controller features integrated fixed oscillator.B + + 7. AS TE R Precision fixed operating frequency KA1L0380B/KA1L0380RB (50KHz) KA1M0380RB (67KHz) KA1H0380RB (100KHz) Pulse by pulse over current limiting Over load protection Over voltage protection (Min. compared to discrete MOSFET and controller or RCC switching converter solution. The Fairchild Power Switch(FPS) consist of high voltage power SenseFET and current mode PWM controller IC. 23V) Internal thermal shutdown function Under voltage lockout Internal high voltage sense FET Auto restart (KA1L0380RB/KA1M0380RB/KA1H0380RB) O LD M TO-220F-4L 1 1. leading edge blanking.

NC 8.Anode 4. TE Programmable output voltage to 36 volts Low dynamic output impedance 0.0.Ref 8-SOP 1 1.0 to 100mA Equivalent full-range temperature coefficient of 50ppm/ °C typical • Temperature compensated for operation over full rated operating temperature range • Low output noise voltage • Fast turn-on response R Features AS TO-92 1 1.com KA431/KA431A/KA431L Programmable Shunt Regulator Description • • • • The KA431/KA431A/KA431L are three-terminal adjustable regulator series with a guaranteed thermal stability over applicable temperature ranges.7.7. Cathode 2. Cathode O LD M 8-DIP 1 1. making these devices excellent replacement for zener diodes in many applications.5. The output voltage may be set to any value between VREF (approximately 2.3.6.Cathode 2.www.20 typical Sink current capability of 1. 1. Ref 3. Anode G Internal Block Diagram Rev.4. Ref 2.Cathode 2.Ref SOT-23F 3 1 2 1.5 volts) and 36 volts with two external resistors These devices have a typical dynamic output impedance of 0.3.Anode 8.2W Active output circuitry provides a very sharp turn on characteristic.fairchildsemi. Anode 3.NC 6.5.4 ©2001 Fairchild Semiconductor Corporation .

Schematic Diagrams 7. .1.7. Schematic diagram of Front Board G O LD M AS TE R .see next page.

0 1 2 3 4 .2K R15 PNP_TR Q4 FND1 220uF/6.1 2 3 4 A TSOP4838 U2 SEG7 SEG4 SEG3 OUT VCC GND 120 R9 3 2 1 120 R8 120 R10 330 +5V + C2 4.2K R14 PNP_TR Q3 R 2. 2004 FRONT E Sheet FRONT_Without_MICOM 2 2 2 FND0 2 PNP_TR Q5 Document Number 0.2K R12 LED0 LED1 LED2 LED3 LED4 FND3 2 D FND2 2 D C1 + +5V Date: Size B Title 2 1 1 1 SDATA REMOCON KEY SCLK1 SCLK2 LED D3 LED D2 LED D1 2.1uF BC2 7 14 8 9 SCLK1 +5V 1 2 QA QB QC QD QE QF QG QH 74HCT164 GND VCC CLK CLR A B U3 3 4 5 6 10 11 12 13 SEG0 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 +5V R6 3.1uF BC1 FND4 FND4 FND4 2.3V 2.2K R13 PNP_TR Q2 TE L6 L5 L4 QA QB QC QD QE QF QG QH 74HCT164 GND VCC CLK CLR A B U4 TACT S7 TACT S6 TACT S5 TACT S4 2 PNP_TR Q1 AS M KEY KEY1 : POWER ON KEY2 : CH UP KEY3 : CH DOWN KEY4 : VOL UP KEY5 : VOL DOWN KEY6 : MENU KEY7 : OK LD SDATA FND4 FND2 R7 U1 A-3C4G G O FND1 L1 L6 L0 L2 L5 FND3 120 R5 120 R3 120 120 R2 R4 120 R1 FND0 SEG1 SEG6 SEG0 SEG2 1 3 +5V 1 3 SEG5 C 1 3 B 1 3 A 16 15 14 13 12 11 10 9 B G A C NC F NC NC S1 S2 D L E S3 DP S4 1 2 3 4 5 6 7 8 1 3 1 of 1 Rev 1.1uF BC3 +5V SCLK2 SDATA 7 14 8 9 1 2 3 4 5 6 10 11 12 13 2.2K R16 L7 L4 L3 LED0 LED1 LED2 LED3 LED4 E 5267-7A 1 2 3 4 5 6 7 J1 Tuesday.3K TACT S3 TACT S2 TACT S1 L3 L2 L1 L0 FND4 C 0. July 13.7uF/10V +5V L7 L4 L3 REMOCON R11 10K B 0.

7. - 23 .2. Schematic diagram of Main Board G O LD M AS TE R .see next page.

8V L5 BEAD-601/2012/500mA AS M LD U4 POLYSW-RXE065 C10 3900pF/X7R/25V 3900pF/X7R/25V CDEN CDCLKOUT TUNERRST GND0 VCC1 VCC2 LNBA VSEL EN OSEL NC0 NC1 GND1 U3 +30VT +5VT LNBPWR LNBPLT G O D1 P6KE30 CB2012PA600 CB2012PA600 F22K L1 L2 2 1 4 HS 4 5 + GND 2 of 14 Rev 1.1uF 0.25Watt) 1 4 4.1uF 2 VO Date: 1 Wednesday.8V RESET ERROR OUT FSTART VAILD BCLK D0 LNBA IN LNBB OUT 5V(RF) AGC MONITOR 5VA GND VT I Q U1 1 2 3 4 5 6 7 8 9 10 CO0 CO1 CO2 CO3 CO4 CO5 CO6 CO7 LNBP20PD C2 C3 GND3 LNBB MI OLF LLC EXTM CEXT ENT NC2 GND2 20 19 18 17 16 15 14 13 12 11 ASDA ASCLK +1.7K) R6 R4 D2 15MQ040N/RB060L-40 LNBPENT LNBPLLCO 3 +1.1uF 100pF +30VT BC1 C5 +3.8VT +3.7K/AXIAL/0. 2005 VI U2 LM7805 with Heat sink C6 47uF/50V L4 BEAD-601 470uF/6.7] 1 L3 BEAD-601/2012/500mA 47/X(CB1608PM600) R2 CO[0.A B C D +5V LNBPVSEL LNBPEN VDD 5 VCC 100 100 LNBP17V LNBP24V R3 R5 20 21 22 23 24 25 26 27 28 10 11 12 13 14 15 16 17 18 19 1 2 3 4 5 6 7 8 9 LNBPWR SAMSUNG TBMU24311IPP 29 30 D1 D2 D3 D4 D5 D6 D7 GND0 IIC DATA GND1 IIC CLK 5V 3.3V 1 CDEN TUNER_RST CO[0.3VT + R1 X(4.7uF 2 2 1 LNBPLT R9 X(51) R7 F22K X(1K) C11 X(10uF/16V(SMD/3216)) 100 100 R8 X(4.3V C4 TF4000Fe / TF5000Fe C9 100uF/16V + 3 + + CDCLK 1 Sheet +8V +30V +3.5 A B C D .1uF BC5 C8 0.7] Size Document Number Custom TUNER Title 0.3V F22 1.3V +5V L20 2 BC4 0.. October 05..8VT 3 BC2 0.1uF/50V/2012 0.1uF + C7 220uF/6.3VT CDCLKOUT BC3 +5VT C1 100pF CDEN TUNERRST NEAR TO TUNER1 R X(BEAD-601) TE +1.

2KX4 R39 R40 R41 R36 R37 R38 MD4 MD3 MD2 MD1 2.2K 2..15] MA[1.2K 2.2K 2.3V 1 Sheet 2 ROMBDIN 1 of 14 Rev 1.A B C D KEY_IN[0.2K 2.15] MA[1.2K 10K 10K 2.21] LD G O 2..2K 10K 2. 2005 Document Number TEST TF4000Fe / TF5000Fe R32 4.2K 2.2K 2.2K 2.3V MONCS 3 MD[0.2K R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27 R28 R29 R30 R31 GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO10 GPIO11 GPIO12 GPIO16 GPIO17 GPIO18 GPIO19 GPIO20 GPIO21 GPIO22 GPIO23 GPIO24 GPIO25 GPIO27 +3.2K 2.3V KEY_IN[0.2K 2.2K 2. October 05.2K 2..2K 2.31] 5 MODEL_ID0 MODEL_ID1 MODEL_ID2 MODEL_ID0 MODEL_ID1 MODEL_ID2 5 6 7 8 4 3 2 1 2.3V +5V 4 X(100) X(100) X(100) 2..2K 2..2K 2.2K 2.2K R33 R34 R35 KEY_IN0 KEY_IN1 KEY_IN2 PR1 +3..21] +3.3V 3 AS M MD[0.2K 2.2K 2.31] 5 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 MA2 MA4 MA6 MA8 MA10 MA12 MA14 MA16 MA18 MA20 MD1 MD3 MD5 MD7 MD9 MD11 MD13 MD15 2 R X(52368-0401) 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 JP1 TE MA1 MA3 MA5 MA7 MA9 MA11 MA13 MA15 MA17 MA19 MD0 MD2 MD4 MD6 MD8 MD10 MD12 MD14 2 Date: Size B Title Wednesday.2K 4 +3...2K 2.2K 2.5 A B C D .2] GPIO[0.2K 2.7K +3.2] GPIO[0.

1uF 0.A B C D SCLK 24 R61 +3... 2005 Document Number VULCAN BEAD-601 L6 1uF/16V + C12 +1..1uF DACBCLK SPDIF DACWCLK DACCLK DACDATA RESET FSW_TVON FSW_TVWIDE FBLANK KEYIN DACMUTE MODEM_RST LNBPEN LNBPLLCO LNBPENT LNBPVSEL TXD1 RXD1 REMIN TUNER_RST MODEL_ID0 MODEL_ID1 FPC_DATA FPC_CLK1 FPC_CLK0 MODEL_ID2 TXD2 RXD2 ASCLK ASDA 1 3 of 47uF/16V + C14 +2.3V XTN SCLK 100K R62 R58 1K KEY_IN[0.1uF 0.1uF 0..21] SD_DT[0.1uF 0.2K R54 +3..2] GPIO[0.3V SC0_VCC SC0_RESET SC0_IO SC0_DETECT SC0_CLK 3 U5 4 + 220uF/6.1uF 0.1uF 0..7] MD[0.3V + 220uF/6.8V R42 47 AS IBM39STB0250xPBA05C M LD AC15 AA15 AC16 AB16 AA16 AB17 AC17 nSD1_CS0 SD1_CLK nSD1_WE nSD1_RAS nSD1_CAS SD1_DQML SD1_DQMH SD_DT[0.1uF 0.1uF 0.1uF 0.3V 5..1uF 0.8V TF4000Fe / TF5000Fe BEAD-601 L8 787(1%) 787(1%) BC6 BC7 BC8 BC9 BC10 0.01uF/X7R XTN BC11 0.21] SD_AD[0.3V AA8 AC3 AC7 AA5 B17 B15 C13 B7 A8 C10 C9 A15 C7 B8 C11 C17 C15 B13 A7 A17 A11 C12 A5 A19 C18 B16 C14 A13 0.1uF 0.14] SD0_DATA0 SD0_DATA1 SD0_DATA2 SD0_DATA3 SD0_DATA4 SD0_DATA5 SD0_DATA6 SD0_DATA7 SD0_DATA8 SD0_DATA9 SD0_DATA10 SD0_DATA11 SD0_DATA12 SD0_DATA13 SD0_DATA14 SD0_DATA15 SD0_ADDRESS0(MSB) SD0_ADDRESS1 SD0_ADDRESS2 SD0_ADDRESS3 SD0_ADDRESS4 SD0_ADDRESS5 SD0_ADDRESS6 SD0_ADDRESS7 SD0_ADDRESS8 SD0_ADDRESS9 SD0_ADDRESS10 SD0_ADDRESS11 SD0_ADDRESS12 SD0_ADDRESS13 SD0_ADDRESS14 BI_DATA0 BI_DATA1 BI_DATA2 BI_DATA3 BI_DATA4 BI_DATA5 BI_DATA6 BI_DATA7 BI_DATA8 BI_DATA9 BI_DATA10 BI_DATA11 BI_DATA12 BI_DATA13 BI_DATA14 BI_DATA15 BI_ADDRESS11 BI_ADDRESS12 BI_ADDRESS13 BI_ADDRESS14 BI_ADDRESS15 BI_ADDRESS16 BI_ADDRESS17 BI_ADDRESS18 BI_ADDRESS19 BI_ADDRESS20 BI_ADDRESS21 BI_ADDRESS22 BI_ADDRESS23 BI_ADDRESS24 BI_ADDRESS25 BI_ADDRESS26 BI_ADDRESS27 BI_ADDRESS28 BI_ADDRESS29 BI_ADDRESS30 BI_ADDRESS31_WBE1 nBI_CS0 nBI_CS1 nBI_CS2 nBI_CS3 nBI_OE BI_READY BI_RW nBI_WBE0 +3.2] GPIO[0.3V R44 2.5 A B C D .8V X(KA5SDKAS01TSN) XIN XOUT VDD VSS1 XTUNE NC VSS0 CLK 8 7 6 5 X(4pF) C20 U6 X(27MHz) 1 Y1 R63 10K +3.1uF +3.3V CLK S 3 3 +3..1uF +3.15] 1 2 3 4 1 +1.31] CO[0.31] CO[0.14] 4 VCC AA7 AB7 AB9 Y10 AA10 AB10 AB11 AC11 AB12 AC12 AC13 AB13 AA13 AB14 AA14 Y14 SD1_DATA0 SD1_DATA1 SD1_DATA2 SD1_DATA3 SD1_DATA4 SD1_DATA5 SD1_DATA6 SD1_DATA7 SD1_DATA8 SD1_DATA9 SD1_DATA10 SD1_DATA11 SD1_DATA12 SD1_DATA13 SD1_DATA14 SD1_DATA15 5 2 GND W2 AB6 AC4 Y1 AB3 Y3 nRW_HALT RW_TCK RW_TDI RW_TDO RW_TMS nRW_TRST RESET C1 D2 H21 nINT0 nINT1 nINT2 KEY_IN0 KEY_IN1 KEY_IN2 AA9 AB4 AB8 AC8 C20 SC0_CLK SC0_DETECT SC0_IO SC0_RESET SC0_VCC 3 CDCLK CDEN AUD_GNDA0 AUD_GNDA1 AUD_VDDA0 AUD_VDDA1 DAC2_AGND0 DAC2_AGND1 DAC2_AGND2 +1.3V C22 +1.1uF 0..1uF 0.2K M3 M2 N1 N2 P2 P3 P4 R1 R3 T1 T2 U1 U2 V2 W1 SD_AD14 SD_AD13 SD_AD12 SD_AD11 SD_AD10 SD_AD9 SD_AD8 SD_AD7 SD_AD6 SD_AD5 SD_AD4 SD_AD3 SD_AD2 SD_AD1 SD_AD0 47 CB1608GM121 47 47 47 47 47 L3 nSD0_CAS J1 SD0_CLK J2 nSD0_CS0 L2 SD0_DQMH L1 SD0_DQML K2 nSD0_RAS K3 nSD0_WE G O R47 R48 R49 R50 R51 R52 R53 BC13 BC14 BC15 BC16 BC17 BC18 BC19 BC20 BC21 BC22 BC23 BC24 BC25 BC26 BC27 BC28 0..1uF 0.3V C21 +3..3V PWM KEY_IN[0.1uF 0...1uF 0.2K +3.3V S CS0 CS1 CICS MWEN MOEN VCXO1 27MHz F1 LFA20-2A1E104M VIN C19 0.1uF 0.15] MA[1. October 05.1uF R BC12 2K 2K C17 1nF 1nF R57 C16 47 R56 AA1 F20 AA2 AB1 Y2 R45 R46 C15 47 RESET SCLK AA4 AA12 AA11 AC9 B6 C8 A9 B11 GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16 GPIO17 GPIO18 GPIO19 GPIO20 GPIO21 GPIO22 GPIO23 GPIO24 GPIO25 MA21 GPIO27 GPIO28 PWM GPIO30 GPIO31 AC2 Y6 AB5 AC5 C19 B21 A20 D18 M1 N3 R2 V4 W3 B10 D10 B9 D6 C5 A4 B4 A3 C4 B3 A2 K22 Y22 Y21 AA6 F21 R22 K4 AB15 T3 U3 TE DAC1_AGND0 DAC1_AGND1 DAC1_AGND2 DAC1_VREF_IN DAC2_VREF_IN DAC1_VOUT1 DAC1_VOUT2 DAC1_VOUT3 DAC2_VOUT1 DAC2_VOUT2 DAC2_VOUT3 DAC1_RREF_OUT DAC2_RREF_OUT DAC1_GREF_OUT DAC2_GREF_OUT DAC1_CREF_OUT DAC2_CREF_OUT DAC2_AVDD0 DAC2_AVDD1 DAC2_AVDD2 DAC2_AVDD3 DAC1_AVDD0 DAC1_AVDD1 DAC1_AVDD2 DAC1_AVDD3 DA_BIT_CLOCK DA_SPDIF DA_LR_CLOCK DA_OS_CLOCK DA_SERIAL_DATA nSYSTEM_RESET 27MHZ_CLK CLK_VDDA CLK_GNDA GPIO_0 GPIO_1 GPIO_2 GPIO_3 GPIO_4 GPIO_5 GPIO_6 GPIO_7 GPIO_8 GPIO_9 GPIO_10 GPIO_11 GPIO_12 GPIO_13 GPIO_14 GPIO_15 GPIO_16 GPIO_17 GPIO_18 GPIO_19 GPIO_20 GPIO_21 GPIO_22 GPIO_23 GPIO_24 GPIO_25 GPIO_26 GPIO_27 GPIO_28 GPIO_29 GPIO_30 GPIO_31 I2C0_SCL I2C0_SDA 2 VDD18_0 VDD18_1 VDD18_2 VDD18_3 VDD18_4 VDD18_5 VDD18_6 VDD18_7 VDD18_8 VDD18_9 VDD18_10 VDD18_11 VDD18_12 VDD18_13 VDD18_14 VDD18_15 D9 D11 D13 D15 J4 J20 L4 L20 N4 N20 R4 R20 Y9 Y11 Y13 Y15 G 2 V3 E3 nEDMAC3_ACK nEDMAC3_REQ A1 GND0 A6 GND1 A10 GND2 A14 GND3 A18 GND4 A23 GND5 AA3 GND6 AB2 GND7 AC1 GND8 AC6 GND9 B2 GND10 B22 GND11 C3 GND12 C21 GND13 D4 GND14 D8 GND15 D12 GND16 D16 GND17 D20 GND18 F1 GND19 F23 GND20 H4 GND21 H20 GND22 K1 GND23 K23 GND24 M4 GND25 M20 GND26 P1 GND27 P23 GND28 T4 GND29 T20 GND30 V1 GND31 V23 GND32 Y4 GND33 Y8 GND34 Y12 GND35 Y16 GND36 Y20 GND37 AA21 GND38 AA23 GND39 AB22 GND40 AC10GND41 AC14GND42 AC18GND43 AC23GND44 R21 T22 D22 T23 A21 SC1_CLK SC1_DETECT SC1_IO SC1_RESET SC1_VCC CO7 CO6 CO5 CO4 CO3 CO2 CO1 CO0 B5 C6 B19 B18 C16 A16 A12 D14 B14 B12 CI_CLOCK CI_DATA_ENABLE CI_DATA0 CI_DATA1 CI_DATA2 CI_DATA3 CI_DATA4 CI_DATA5 CI_DATA6 CI_DATA7 VDD33_0 VDD33_1 VDD33_2 VDD33_3 VDD33_4 VDD33_5 VDD33_6 VDD33_7 VDD33_8 VDD33_9 VDD33_10 VDD33_11 VDD33_12 VDD33_13 VDD33_14 VDD33_15 D5 D7 D17 D19 E4 E20 G4 G20 U4 U20 W4 W20 Y5 Y7 Y17 Y19 +3.1uF 0.8V 14 Rev 1.1uF 0.5V +1.8V 2 +3.3V 2.3V SD_CAS SD_CLK SD_CS0 SD_DQMH SD_DQML SD_RAS SD_WE B20 D23 E21 C23 R55 W21 Y23 V20 W22 W23 V21 V22 U21 U22 U23 T21 P20 R23 P21 P22 N21 N22 N23 M21 M22 M23 L23 L22 L21 K21 K20 J23 J22 J21 H23 H22 G23 G22 G21 F22 E23 E22 MA20 MA19 MA18 MA17 MA16 MA15 MA14 MA13 MA12 MA11 MA10 MA9 MA8 MA7 MA6 MA5 MA4 MA3 MA2 MA1 MD15 MD14 MD13 MD12 MD11 MD10 MD9 MD8 MD7 MD6 MD5 MD4 MD3 MD2 MD1 MD0 5 D21 C22 B23 A22 B1 C2 D3 D1 F4 E2 E1 F3 F2 G3 G2 G1 H3 H2 H1 J3 SD_DT15 SD_DT14 SD_DT13 SD_DT12 SD_DT11 SD_DT10 SD_DT9 SD_DT8 SD_DT7 SD_DT6 SD_DT5 SD_DT4 SD_DT3 SD_DT2 SD_DT1 SD_DT0 2.15] 4 AA17 AB18 AA18 AC19 AB19 Y18 AA19 AC20 AB20 AC21 AA20 AB21 AC22 AB23 AA22 SD1_ADDRESS0(MSB) SD1_ADDRESS1 SD1_ADDRESS2 SD1_ADDRESS3 SD1_ADDRESS4 SD1_ADDRESS5 SD1_ADDRESS6 SD1_ADDRESS7 SD1_ADDRESS8 SD1_ADDRESS9 SD1_ADDRESS10 SD1_ADDRESS11 SD1_ADDRESS12 SD1_ADDRESS13 SD1_ADDRESS14 SD_AD[0.1K R64 REDNL GREENNL BLUENL CVBSNL C18 1nF R59 R60 Date: Size C Title 1nF 1 Sheet L7 BEAD-601 47uF/16V + C13 Wednesday..7] MD[0.15] MA[1.

3V C83 100pF/25V +3.3V 5 BC30 0.3V VCC WP SCL SDA 24LC02B-SN A0 A1 A3 GND U8 NC NC NC BYTE O0 O1 O2 O3 O4 O5 O6 O7 O8 O9 O10 O11 O12 O13 O14 O15 8 7 6 5 9 10 15 47 +3.A B C D MWEN nFLASHCS MOEN MA[1..7K) X(10K) RESETB +12VFM R157 LD G O BC29 0.15] +3.21] MD[0.3V U7 SST39VF800A/MBM29LV800BA MD0 29 MD1 31 MD2 33 MD3 35 MD4 38 MD5 40 MD6 42 MD7 44 MD8 30 MD9 32 MD10 34 MD11 36 MD12 39 MD13 41 MD14 43 MD15 45 ASCLK ASDA MA21 +3.3V R110 MA20 MA21 X(0) 4 1 MA20 +3.3V X(74LVC02A) U24B 0 TF4000Fe / TF5000Fe 3 2 12 11 9 8 6 5 R153 14 7 14 7 14 7 14 7 4 of 14 Rev 1.1uF F_RESET 12 13 11 26 28 14 MWEN MOEN 25 24 23 22 21 20 19 18 8 7 6 5 4 3 2 1 48 17 16 MA1 MA2 MA3 MA4 MA5 MA6 MA7 MA8 MA9 MA10 MA11 MA12 MA13 MA14 MA15 MA16 MA17 MA18 MA19 MA[1.1uF) X(74LVC02A) U24D 1 F_RESET BC56 X(74LVC02A) U24C +3.1uF 3 1 37 VCC GND GND 27 46 3 1 4 1 5 3 1 3 3 1 Date: Size B Title 4 10 13 1 X(74LVC02A) U24A 1 Sheet RST_CON Wednesday.. October 05. 2005 Document Number FLASH RESETB X(0.3V X(22K) 2 3 2 2 2 R163 Q25 X(KSR1101) 3 X(10K) X(100) X(X(0)) F_RESET +12VAS 2 MODEM_RST ROMBDIN RESET 2 R TE R162 Q23 X(KST4401) +12VFM R158 X(10K) R156 +12VFM X(KST4403) Q21 AS Q24 X(KSR1101) R161 X(10K) Q22 X(KST4401) R155 X(22K) R154 X(10K) +12VAS M RST_CON 2 R160 R159 X(4..15] RP VPP WE CE OE WP A0 A1 A2 A3 A4 A5 A6 A7 A8 A9/ID A10 A11 A12 A13 A14 A15 A16 A17 A18 1 2 3 4 +3.21] MD[0.5 A B C D ..

.1uF 0.14] SD_AD12 SD_AD14 R65 R66 0 X(0) 4 BS0 SD_DT[0.3V SD_DT0 SD_DT1 SD_DT2 SD_DT3 SD_DT4 SD_DT5 SD_DT6 SD_DT7 SD_DT8 SD_DT9 SD_DT10 SD_DT11 SD_DT12 SD_DT13 SD_DT14 SD_DT15 BS0 SD_AD13 SD_AD0 SD_AD1 SD_AD2 SD_AD3 SD_AD4 SD_AD5 SD_AD6 SD_AD7 SD_AD8 SD_AD9 SD_AD10 SD_AD11 23 24 25 26 29 30 31 32 33 34 22 35 39 15 16 17 18 19 38 37 2 4 5 7 8 10 11 13 42 44 45 47 48 50 51 53 20 21 VCCQ0 VCCQ1 VCCQ2 VCCQ3 VSS0 VSS1 VSS2 VCC0 VCC1 VCC2 3 9 43 49 28 41 54 1 14 27 3 NC0 NC1 VSSQ0 VSSQ1 VSSQ2 VSSQ3 36 40 6 12 46 52 0.1uF BC35 0.A B C D 5 5 SD_AD[0.15] SD_AD[0. October 05..1uF SD_AD12 0.1uF BC36 2 2 R TE BC34 BC33 L10 BEAD-601 +3. 2005 Document Number SDRAM TF4000Fe / TF5000Fe 1 Sheet 1 5 of 14 Rev 1.3V BC32 BC31 L9 BEAD-601 +3.3V AS 3 K4S641632 UDQM LDQM WE CAS RAS CS CLK CKE BD0 BD1 BD2 BD3 BD4 BD5 BD6 BD7 BD8 BD9 BD10 BD11 BD12 BD13 BD14 BD15 BNK0 BNK1 BA0 BA1 BA2 BA3 BA4 BA5 BA6 BA7 BA8 BA9 BA10 BA11 U9 M LD SD_DT[0.15] G O 4 Date: Size B Title Wednesday.1uF 0.5 A B C D .14] SD_DQMH SD_DQML SD_WE SD_CAS SD_RAS SD_CS0 SD_CLK +3...1uF 0.

3V 2 R TE +3.47uF/2012 C23 nRESETIN R68 10K Wednesday.3V 0.3V 4 nFLASHCS CS1 MONCS ROMBDIN CS0 BC38 0.2K R70 R71 R72 SCL5V X(2...2K 2. 2005 Document Number ASIC TF4000Fe / TF5000Fe U11 ELM9727NBA VCC GND OUT 1 2 3 5 1 1 Sheet 1 6 of 14 Rev 1.2K R67 SDA5V RESET MA[1.21] MD[0.5 A B C D . October 05.2K) 2.3V AS M 1 2 3 4 5 6 7 8 9 10 11 LD G O +3.A B C D 5 SCL5V SDA5V RESET MA[1.3V R69 2.15] MWEN CICS X(2.1uF 3 SCL5V BC37 0.21] MD[0..1uF 2 +3.1uF MA17 nFLASHCS CS1 MONCS ROMBDIN CS0 nRESETIN TDI/IO0 IO1 IO2 GND0 IO3 IO4 TMS/IO5 IO6 VCC0 IO7 GND1 IO24 TDO/IO23 IO22 GND4 VCC2 IO21 IO20 TCK/IO19 IO18 GND3 IO17 33 32 31 30 29 28 27 26 25 24 23 U10 TF301SC15 BC39 0.15] MWEN CICS SCLK RESET CICS MWEN MA18 MA19 SCLK 3 SCLK 44 43 42 41 40 39 38 37 36 35 34 IO29 IO28 IO27 VCC3 INPUT3/OE2/GCLK2 INPUT2/GCLRn INPUT1/OE1 INPUT0/GCLK1 GND5 IO26 IO25 IO8 IO9 IO10 IO11 GND2 VCC1 IO12 IO13 IO14 IO15 IO16 12 13 14 15 16 17 18 19 20 21 22 MD0 MD1 MD2 MD7 SDA5V 4 Date: Size B Title TP_RST1 +3..2K) +5V +3.

3V +3. October 05.3V 1 D5 +3.1uF + +2.5 A B C D .1uF/50V/2012 Wednesday.3V 2 VIN M 1 VOUT U13 MIC39100-2.3V 3 LD G O BC41 0.1uF/50V/2012 +24VS C31 0.3VS 2 + VOUT L11 3 +8VS C35 220uF/6.1uF/50V/2012 LNBP24V C27 0.1uF +17VS +8VS +3.3V AS 3 3 X(BEAD-601/2012/500mA) +3.47uF/2012 +15VS GND 2 4 GND 1 TAB 4 D 5 Date: Size B Title IN 2 OUT 3 LNBP17V 1 1 Sheet C33 100uF/25V + 7 BC44 0. 2005 Document Number POWER TF4000Fe / TF5000Fe 1 D4 0/2012 2 X(DIODE_DIP) U14 78L12 C29 100uF/30V + 1 D3 X(0/2012) 1N4001 R74 C25 100uF/30V + 1 R73 GND 2 of 14 Rev 1.3V BC43 0.1uF/50V/2012 +30VS C32 0.1uF +30V C34 0.1uF/50V/2012 4 +3.3V + +1.3V) (+15V) 5 BC42 0.3VS C24 0.1uF BC40 0.A B C 5267-12A 12 11 10 9 8 7 6 5 4 3 2 1 JP2 (+17V) (+24V) (+30V) (+8V) (+3.5BS VIN LD1117ADT18 U12 X(DIODE_DIP) +3.8V + +8V C36 100uF/16V 2 +15VS +24VS +17VS 2 R TE C28 220uF/6.5V C26 220uF/6.1uF +12VAS C30 0.

47uF/2012 C42 5 3 4 1 11 10 12 9 3 BC45 0.1uF BC46 +5VL RXD TXD +5V TXDPC RXDPC 1 6 2 7 3 8 4 9 5 1 Sheet 1 8 of 14 Rev 1. 2005 Document Number RS232 TF4000Fe / TF5000Fe 0. October 05.47uF/2012 G O 470 4 Date: Size B Title TOTX178A 1 2 3 JP3 X(5267-4A) 1 2 3 4 JP7 DB9(MALE) P1 Wednesday.47uF/2012 2 6 15 16 14 7 13 8 AS V+ V- GND VCC T1O T2O R1IN R2IN 3 MAX232ACPE C2- C1C2+ C1+ T1IN T2IN R1O R2O U15 M LD 0.47uF/2012 0.A B C D 5 5 RXD1 TXD1 R165 R164 TXD 470 RXD C37 4 0.5 A B C D .7 R77 C40 C41 100pF 100pF +5V R76 R75 2 SPDIF 100 100 2 R TE +5VL C38 C39 0.1uF 4.

October 05.5 A B C D .6K 5 R86 6 R85 47pF C46 47pF C43 + 4 - 5 4 + 8 TL072 7 U16B TL072 1 U16A 2 +12VAS +12V +12VS +12VA +12VAS BC49 0.1uF BC47 +3.3V 3 2 3 BC51 0.1uF SCKI FORMAT DM NC2 NC1 VOL VCC DAC_VREF DAC_LEFT C45 47uF/16V + 0.1uF 2 R TE C48 100uF/16V + Date: Size B Title AUDIOL AUDIOR Wednesday.6K 5.47uF/2012 C44 68K R81 3 DACMUTE DAC_LEFT DACCLK BC52 X(0.1uF) AS M X(PCM1725U/PCM1733U) LRCIN DIN BCKIN NC0 CAP VOR GND U18 BC50 0.1uF BC48 LD G O +3.47uF/2012 14 13 12 11 10 9 8 +5V 68K R83 22K R82 C47 0. 2005 Document Number AUDIO DAC TF4000Fe / TF5000Fe AUDIOL AUDIOR 1 Sheet 1 9 of 14 Rev 1.A B C D X 5 L12 DACMUTE DACCLK DACBCLK DACWCLK DACDATA DACMUTE DACCLK DACBCLK DACWCLK DACDATA 0.1uF 5.3V 1 2 3 4 5 6 7 8 U17 UDA1334TS BCK VOR WS VSSA DATAI VOL VDDD VDDA VSSD VREF SYSCLK TEST APPSEL L3CLK L3DATA L3MODE 4 16 15 14 13 12 11 10 9 DAC_VREF DAC_RIGHT DACWCLK DACDATA DACBCLK DAC_RIGHT 1 2 3 4 5 6 7 R84 22K 0.

8uH L16 C60 150pF C59 22pF 1.8uH 180 C70 75pF C66 75pF C61 75pF C56 75pF 2 2 2 2. October 05.8uH L18 5 C69 150pF C67 22pF 1.2K R100 180 R95 1K R94 R91 1K R90 22pF L15 C55 150pF C54 BEAD-601 FBLANK L13 AUDIOL AUDIOR 1 3 1 R130 150 R122 150 R113 150 R105 150 Q5 KSR1101 +8V +8V 1 560 R131 R126 560 R123 R120 560 R114 R111 +12VA D7 KDS226 1 D6 KDS226 +12VA TBLANK 2 2 +8V CVBS BEAD-601 Q2 KST4403 Q1 KST4403 L14 3 3 3 C49 C50 TAROUT 2 1.A B C D CVBSNL BLUENL GREENNL REDNL +12VA +3.3V + 14 Rev 1.8uH L17 C65 150pF C63 22pF 1.3V AUDIOL AUDIOR 1.3V 68 C68 4.7uF/16V 4 +8V +8V +8V R152 220 Q20 KST4401 R151 220 Q19 KST4401 R150 220 Q18 KST4401 FSW_TVWIDE FSW_TVON 2 2 2 +8V D13 KDS226 1 D12 KDS226 +8V 1 +8V D10 KDS226 1 R96 470pF C52 +12VA 4.7K 270 R102 TFSW 3 3 +12VA +5V AUDIOL CVBS +5V +12VA CVBS AUDIOR 1K R119 2 300 300 Q10 KST4403 Q8 KST4403 Q6 KST4403 2 2 2 2 D9 KDS226 +12VA 1 +5V D8 KDS226 1 300 R128 560 2 300 R125 2 2 Q13 KST4403 1 2 RFVOUT D11 KDS226 +12VA D14 KDS226 +5V 1 470 C57 C53 C62 4.2K 3 1 1 3 R87 1 3 1 3 1 3 3 1 3 1 3 1 3 3 3 3 1 3 1 3 3 3 + 4 3 + + 5 1 3 TCVBS Date: Size C 22 23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 AUDIOLOUT AUDIOROUT 1 Wednesday.7uF/16V R R129 R116 470 R107 68 R99 TE 2.2K 2 2.7uF/16V 470uF/6.2K Q12 KST4403 Q11 KST4403 Q9 KST4403 470 R92 470 2 2 2 C51 4.2K 2 1.2K R132 R115 1K R109 R106 560 R104 R98 R97 AS M Q3 KST4401 LD R112 2 5.7uF/16V 470pF 68 R127 68 R121 68 2 R101 6. 2005 Document Number AV OUTPUT RCA3PIN 1 2 3 4 5 J1 10 of *AUDIO RIGHT OUT *AUDIO RIGHT IN *AUDIO LEFT OUT *AUDIO GND *BLUE RETURN *AUDIO LEFT IN *BLUE *FUNCITON SW *GREEN GND *NC *GREEN *NC *RED GND *FAST BLANK GND *RED(CHROMA) *FAST BLANKING *VIDEO OUT GND *VIDEO IN GND *VIDEO OUT(Y) *VIDEO IN *SHIELD Sheet 1 2 3 4 5 2203-21ST TV SCART 22 23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 SCART1 1 CINCHCVBS TF4000Fe / TF5000Fe C64 470pF C58 470pF TCVBS TRED TBLANK TGREEN TBLUE TFSW TALOUT TAROUT Title CINCHCVBS R117 47K AUDIOROUT R108 47K AUDIOLOUT 470uF/6.2K 2 1.5 A B C D .6K TALOUT G O R88 + + +12VA 3 1 3 1 3 1 2.8K TRED Q7 KSR1101 TBLUE TGREEN Q4 KSR1101 R93 47K R89 47K 2 +12VA R103 4.

2K 2 27K 4 R137 27K R135 R133 Q14 KST4403 39K R134 RFVOUT 3 3 SDA5V SCL5V +8VS 5 6 2 3 1 GND0 GND1 GND2 GND3 MB+ BB+ OUT 3 RMUP74055AB SDA SCL VIDEO AUDIO U20 IN U19 LM7805 2 2 R TE 910 R136 RFAUDIO AS M RFAUDIO LD G O 4 1 3 GND 2 7 8 9 10 1 4 Date: Size B Title BC53 0. 2005 Document Number RF MODULATOR TF4000Fe / TF5000Fe C71 100uF/16V + +5V 1 Sheet 1 11 of 14 Rev 1.1uF Wednesday. October 05.A B C D 5 5 AUDIOL AUDIOR +12VA 2.5 A B C D .

1uF 9 1 4 +3. 2005 Document Number FRONT NORMAL TF4000Fe / TF5000Fe U22F 74LVC14 6 U22C 74LVC14 C72 100uF/16V + +5VF 1 Sheet 1 12 of 14 Rev 1. October 05.A B C 5 KEY REMIN KEYIN FPC_CLK0 FPC_CLK1 FPC_DATA 2K C73 X(220pF) R139 C74 10K X(22pF) FREMIN R138 BC55 0.1uF BC54 Wednesday.3V U22A 74LVC14 8 REMIN KEYIN U22D 74LVC14 2 JP5 1 2 3 4 5 6 7 3 +5VF U22B 74LVC14 3 FPC_DATA 11 10 +8VS C86 220pF 1 2 IN U21 LM7805 FPC_CLK1 OUT 13 5 2 R TE C84 220pF SCLK0 SDATA U22E 74LVC14 4 AS SDATA FREMIN KEY SCLK0 SCLK1 L19 X(BEAD-601) 3 FPC_CLK0 +5V M 5267-7A LD G O REMIN KEYIN FPC_CLK0 FPC_CLK1 FPC_DATA 4 GND 2 D 5 14 7 14 7 14 7 14 7 14 7 14 7 3 Date: Size B Title 12 C85 220pF SCLK1 0.5 A B C D .

3V LEDOUT1 2 3 X(0.A B C 5 1 2 3 4 5 6 7 8 9 +5V 1 +3..1uF) C82 FKEYIN2 R KEY_IN1 U23C X(74LVC14) Q16 X(KSR1101) R141 X(560) LED1 TE 5 R144 X(4. October 05.3V LED0 LED1 LED2 REMIN 10 U23E X(74LVC14) 2 U23A X(74LVC14) 4 13 12 U23F X(74LVC14) X(0..7K) +3.5 A B C D .1uF) C80 FKEYIN0 3 R143 X(4.2] 14 7 14 7 14 7 3 1 D 5 14 7 14 7 1 Sheet 1 13 of 14 Rev 1.1uF) C81 6 X C76 2 2 Date: Size B Title 8 Wednesday.2] LEDOUT0 LEDOUT1 LEDOUT2 REMIN 3 1 4 14 7 3 1 KEY_IN[0.1uF) C78 X(X(220pF)) C79 FREMIN X(5267-9A) JP6 FPC_DATA FPC_CLK1 FPC_CLK0 REMIN KEY_IN[0.7K) +3.3V LEDOUT2 2 X(0.7K) AS Q15 X(KSR1101) R140 X(560) KEY_IN0 U23B X(74LVC14) 3 LED0 M LEDOUT0 2 LD G O FREMIN FKEYIN0 FKEYIN1 FKEYIN2 11 X(0. 2005 Document Number FRONT MINI X C77 KEY_IN2 U23D X(74LVC14) Q17 X(KSR1101) R142 X(560) LED2 TF4000Fe / TF5000Fe 9 R145 X(4.3V 4 X C75 FKEYIN1 +3.

5 A B C D .2K 4 VCC C SC0_CLK SC0_DETECT SC0_IO SC0_RESET SC0_VCC RXD2 TXD2 4 2 GND D 5 14 7 14 7 7 14 14 7 Date: Size B Title +3.3V 10K 2.3V AS M LD G O SC0_CLK SC0_DET SC0_IO SC0_RST SC0_VCC RXD2 TXD2 R149 1.2K 2 R78 R146 R147 R148 2 +5V SC_CLOCK RXD2 TXD2 SC0_DET SC0_IO SC0_RST SC0_VCC SC_CLOCK R TE +3.2K R79 R80 X(BEAD-601) 10K 2. October 05.3V Wednesday.2K 2.2K 2.1uF) VIN 4 CLK 6 5 4 X(74LVC02A) U25B X(BEAD-601) SC0_CLK OSC1 X(6MHz) L21 3 L23 2 3 12 11 3 13 X(BEAD-601) 3 SC_CLOCK X(74LVC02A) 1 U25A X(74LVC02A) U25D 8 9 10 L22 X(0.3V MODEL_ID2 +3.3V 1 BC57 X(0. 2005 Document Number SMART CARD TF4000Fe / TF5000Fe X(5267-10A) 1 2 3 4 5 6 7 8 9 10 JP4 1 Sheet 1 14 of 14 Rev 1.A B 5 +3.1uF) X(74LVC02A) U25C BC58 +3.

Schematic diagram of SMPS (power supply) G O LD M AS TE R . - 24 .see next page.7.3.

G O AS M LD TE R .