81 views

Uploaded by srinivas

save

- m.tech Cpld & Fpga Architecture & Applications
- 54222-mt----hardware software co-design
- 54203-mt----cpld & fpga architecture & applications
- m.tech Algorithms for Vlsi Design Automation
- m.tech Vlsi Technology and Design
- m.tech Vlsi Technology and Design
- 54222 Mt Hardware Software Co Design
- b5705 Hardware Software Co Design
- 09-ALGORITHMS FOR VLSI DESIGN AUTOMATION
- Chapter6 RL-ARM Real-Time Executive (RTX)
- Seer Akademi Masters1283150917
- a5706 - Cpld & Fpga Architecture & Applications
- r09 Hardware Software Co Design
- mtech 2012
- 54124-mt----cpld & fpga architecture & applications
- NR-CPLD & FPGA ARCHITECTURE AND APPLICATIONS.pdf
- 09-Cpld&Fpga Architectures and Applications
- Algorithms for Vlsi Design Automation
- Ac Theory Module11
- Ac Theory Module05
- Ac Theory Module03
- Ac Theory Module04
- Ac Theory Module01
- Ac Theory Module02
- transaction-log-management.pdf
- Ac Theory Module09
- ECE 2-1 r13
- Ac Theory Module10
- 143 in 100 lang
- Ac Theory Module07
- Ac Theory Module08
- Ac Theory Module06
- Edge
- PTSPQNAUNITVI
- PTSPQNAUNITIV
- PTSPQNAUNITVIII
- Probability and Statistics
- m.tech Advanced Digital Signal Processing
- m.tech-Vlsi Technology and Design
- PTSPQNAUNITIII
- Computer Networks and Information Security
- m.tech Mt Digital System Design
- PTSPQNAUNITI
- THESIS
- PTSPQNAUNITVII
- PTSPQNAUNITII
- PTSPQNAUNITV
- Introduction to wireless networks

You are on page 1of 1

**M.Tech. I-Semester Examinations, February-2007.
**

CPLD AND FPGA ARCHITECTURE AND APPLICATIONS

(VLSI System Design)

Time: 3 hours Max. Marks: 60

Answer any FIVE questions

All questions carry equal marks

---

1.a) What is an erasable PROM/

b) Implement the logic functions

F1 = ( x1 + x3 )( x1 + x 2 )( x1 + x 2 + x 3 )

and F2 = ( x1 + x 3 )( x 1 + x 2 )( x1 + x 2 ) using a NOR – NOR PLA.

**2.a) When is CPLD better suited than SPLD?
**

b) Implement the logic functions

F 1 = x1 x2 x 3 + x1 x 2 x 3

And F2 = x2 x 3 + x1 x 3 using a PAL

**3.a) Describe the pass transistor switch in a FPGA.
**

b) Draw any sketch showing an FPGA programmed to implement a

switching function F. One pin should be used for F and there

should be several pins that are unused without changing the

programming of any switch that is turned on in the FPGA in your

figure, list other logic functions that can be implemented on the

unused pins.

**4.a) Why is it that PLDs are better than LCAs where the number of
**

variables is large?

b) Describe the Xilinx 4000 series FPGAs.

**5.a) Distinguish between combinational logic circuits and sequential
**

logic circuits.

b) Derive the state diagram for an FSM that has an input w and an

output Z. The machine has to generate 1 when the previous four

values of w are 1001 or 1111, otherwise Z = 0. Overlapping input

patterns are allowed.

**6.a) The reduced state table of a sequential machine has 12 rows.
**

What is the minimum number of flip-flops needed to implement

the machine?

b) Using Rs flip-flops, design a counter which displays count in the

sequence 0,2,1,3,0,2,…

**7.a) What is a shift register?
**

b) With the help of a suitable example, describe state machine design

centered around shift registers.

**8. Write explanatory notes on:
**

(a) Petrinets (b) Mentor Graphics EDA tool (c) Multiplexers.

---

- m.tech Cpld & Fpga Architecture & ApplicationsUploaded bysrinivas
- 54222-mt----hardware software co-designUploaded bySRINIVASA RAO GANTA
- 54203-mt----cpld & fpga architecture & applicationsUploaded bySRINIVASA RAO GANTA
- m.tech Algorithms for Vlsi Design AutomationUploaded bysrinivas
- m.tech Vlsi Technology and DesignUploaded bysrinivas
- m.tech Vlsi Technology and DesignUploaded bysrinivas
- 54222 Mt Hardware Software Co DesignUploaded byramanaidu1
- b5705 Hardware Software Co DesignUploaded byramanaidu1
- 09-ALGORITHMS FOR VLSI DESIGN AUTOMATIONUploaded byroobet
- Chapter6 RL-ARM Real-Time Executive (RTX)Uploaded byDHANAMJAYA RAO
- Seer Akademi Masters1283150917Uploaded byThallapalli Narender
- a5706 - Cpld & Fpga Architecture & ApplicationsUploaded byBairoju Maneesha
- r09 Hardware Software Co DesignUploaded bydeveloper_2k11
- mtech 2012Uploaded byAnil KshAtriya
- 54124-mt----cpld & fpga architecture & applicationsUploaded bySRINIVASA RAO GANTA
- NR-CPLD & FPGA ARCHITECTURE AND APPLICATIONS.pdfUploaded byBharath Thatipamula
- 09-Cpld&Fpga Architectures and ApplicationsUploaded byRamarao Ch
- Algorithms for Vlsi Design AutomationUploaded byHarold Wilson

- Ac Theory Module11Uploaded bysrinivas
- Ac Theory Module05Uploaded bysrinivas
- Ac Theory Module03Uploaded bysrinivas
- Ac Theory Module04Uploaded bysrinivas
- Ac Theory Module01Uploaded bysrinivas
- Ac Theory Module02Uploaded bysrinivas
- transaction-log-management.pdfUploaded bysrinivas
- Ac Theory Module09Uploaded bysrinivas
- ECE 2-1 r13Uploaded bysrinivas
- Ac Theory Module10Uploaded bysrinivas
- 143 in 100 langUploaded bysrinivas
- Ac Theory Module07Uploaded bysrinivas
- Ac Theory Module08Uploaded bysrinivas
- Ac Theory Module06Uploaded bysrinivas
- EdgeUploaded bysrinivas
- PTSPQNAUNITVIUploaded bysrinivas
- PTSPQNAUNITIVUploaded bysrinivas
- PTSPQNAUNITVIIIUploaded bysrinivas
- Probability and StatisticsUploaded bysrinivas
- m.tech Advanced Digital Signal ProcessingUploaded bysrinivas
- m.tech-Vlsi Technology and DesignUploaded bysrinivas
- PTSPQNAUNITIIIUploaded bysrinivas
- Computer Networks and Information SecurityUploaded bysrinivas
- m.tech Mt Digital System DesignUploaded bysrinivas
- PTSPQNAUNITIUploaded bysrinivas
- THESISUploaded bysrinivas
- PTSPQNAUNITVIIUploaded bysrinivas
- PTSPQNAUNITIIUploaded bysrinivas
- PTSPQNAUNITVUploaded bysrinivas
- Introduction to wireless networksUploaded bysrinivas