199 views

Uploaded by Maddy Trichy

sequence dettecctor

- Half Adder Vhdl Code Using Behavioural Modeling
- Digital Integrated Circuits - A Design Perspective (2nd Ed) toc
- Digital System and IC Design_sandeppani Ppts
- Fan 7601
- Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pluse Enchancement.doc
- Lec Nnaik Sequential Circuits
- Lab Sheet
- ECE 3561 - Lecture 10 State Machine Design Topics.pptvggh
- 15 SequentialDesign Sol
- How Does the 4-Bit Synchronous BCD Counter Work
- Design of Testable Reversible Sequential Circuits
- DPSD 2 Marks
- Component List
- lab7_State_Machine.pdf
- asynch_subcells
- 15 Vhdl Sequential Statements
- SN74LS373N
- Syllabus Electronics
- Be8251 Rejinpaul Iq April May 2019 (2)
- Review of VHDL for Sequential Circuits

You are on page 1of 3

sign up

Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical

engineering professionals, students, and enthusiasts. It's 100% free, no registration required.

log in

tour

help

I have to design a 1100 sequence detector using Mealy model and JK Flip-Flops. Here is the state diagram:

And based on this diagram, I obtain following input statements for flip-flop inputs (A and B flip-flops):

JA = A and X

KA = B

--------------JB = A xor X

KB = A nand X

But it catches "110" instead of "1100". When I implement same state diagram using case...when structure, it gives correct result but

I have to use logic gates & JK flip-flops.

How should I change this design? Is there something wrong or something I missed?

EDIT: I need obtain functions JA, KA, JB, KB (which are inputs of JK flip-flops) in terms of present states A,B and input sequence X.

http://electronics.stackexchange.com/questions/93689/1100-sequence-detector

1/3

11/19/2014

vhdl

oozel

1 03

X denotes sequence input, A is output of first JK, and B is for second one.

1 Answer

Going through the tables and K-Maps, I came up with a completely different result than what

you got. Here are my tables and K-Maps.

Y our equations also seem much too simple. Can you post a picture of your K-Maps?

Edit

Okay, looks like everything you posted is correct. I didn't know this until I read around today,

but it looks like Mealy machines have this interesting situation with their output.

From a page of University of Pennsylvania's Electrical Engineering:

http://electronics.stackexchange.com/questions/93689/1100-sequence-detector

2/3

11/19/2014

So the output is correct. I built the circuit according to my equations and confirmed it does

work this way. The output goes high on 110, and then back low again on the 2nd 0, so the

output is a pulse. That makes sense, because Mealy machines don't have constant outputs

while residing in states like Moore Machines do, only in between the states. Unfortunately my

laptop died so I can't link you the circuit.

This is also consistent with your output waveform, as your output goes low again after the 2nd

0 in 1100.

Now you might be wondering that if you input the sequence 1101, then the output still goes

high for a brief moment. That's true, and they cover that situation in the U-penn website as

well, in the 2nd picture where they talk about the "glitch" in the output.

From their page:

One notices that there is a glitch in the output after the input sequence 10111010. However

this occurs at a moment that the output is not valid (the output is valid just before the positive

clock edge). The valid output sequence is than 000100000 as expected.

Remember their sequence detects 1011, so the last 4 bits of their input sequence, 1010, is the

same glitch situation as if 1101 was input to yours. Looks like nothing is wrong.

edited Dec 1 4 '1 3 at 1 6 :4 4

krb6 86

7 48

2

11

Thanks for y our help! And the key word is: "Sy nchronous Mealy Machine". The result that we desire is sim ply

obtained when current output pass through an additional D-FlipFlop (or a JK that is conv erted to D, for this

exam ple). Details are here. oozel Dec 1 5 '1 3 at 8:59

http://electronics.stackexchange.com/questions/93689/1100-sequence-detector

3/3

- Half Adder Vhdl Code Using Behavioural ModelingUploaded byOP2R
- Digital Integrated Circuits - A Design Perspective (2nd Ed) tocUploaded byemilko
- Digital System and IC Design_sandeppani PptsUploaded byShuvra Saha
- Fan 7601Uploaded byWalter Alvarenga
- Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pluse Enchancement.docUploaded byNsrc Nano Scientifc
- Lec Nnaik Sequential CircuitsUploaded by11kumarvishal4
- Lab SheetUploaded byRaz Mansor
- ECE 3561 - Lecture 10 State Machine Design Topics.pptvgghUploaded byhub23
- 15 SequentialDesign SolUploaded bysavijeth
- How Does the 4-Bit Synchronous BCD Counter WorkUploaded byShanaka Jayasekara
- Design of Testable Reversible Sequential CircuitsUploaded byTechnosIndia
- DPSD 2 MarksUploaded bybanthika3937
- Component ListUploaded byanshscribd
- lab7_State_Machine.pdfUploaded byArdser Avico
- asynch_subcellsUploaded byddd123dd
- 15 Vhdl Sequential StatementsUploaded bydenkins2020
- SN74LS373NUploaded byMiyuki_22
- Syllabus ElectronicsUploaded byShubhra Kanti Gope
- Be8251 Rejinpaul Iq April May 2019 (2)Uploaded byJairus
- Review of VHDL for Sequential CircuitsUploaded byJohn Joshua Montañez
- SequentialUploaded bySharan Huggi
- DS1123LUploaded byt_tellmewhy
- 74ls1092Uploaded byJuanDiego
- Stld Question BankUploaded byBattu Deepa
- Spartan3eUploaded byHuzur Ahmed
- Stronarm latchUploaded byAyush anand
- Ref Des v ion FileUploaded byTahir Nawaz
- view_gsUploaded bysnoozerman
- Baloch.Aerospace06.2Uploaded byAjay Prinston Pinto
- dft_2Uploaded byGanesh Babu

- 8.1 MUX 2Uploaded byMaddy Trichy
- April May 2011Uploaded byHemanth Kumar Rajendakumar
- DSP MJ 2012Uploaded byMaddy Trichy
- DSP MJ 2013Uploaded byMaddy Trichy
- atm_aalUploaded byRohin Wangnoo
- Convolution ExampleUploaded byMaddy Trichy
- Summary of DITUploaded byMaddy Trichy
- 8051 Programs With OpcodeUploaded byMaddy Trichy
- 8.1 MUX 1Uploaded byMaddy Trichy
- 8086Overview NEWUploaded byBhaswar Majumder
- block-diagram-of-intel-8086Uploaded byRitesh Singh
- 2-Lecture Notes Lesson4 5Uploaded bykstu1112

- Q Ch 9Uploaded byJhon F Sinaga
- Assign1 SolutionUploaded byTarek Hw
- JEE MAIN Model Test 3Uploaded bymsr1471
- Ms Brann BioUploaded byMariam Aduashvili
- Op Tim IzationUploaded bybharath_sajja
- Draft ConferenceUploaded byTushar Kakkar
- Javabeginner TutorialUploaded byபாவரசு. கு. நா. கவின்முருகு
- MB 0031(02)Uploaded bynayeem118
- Trigonometry RevisionUploaded byZul Abror Bin Ya'akop
- SimulationUploaded byxyz1380
- Data Mining and Knowledge Discovery via Logic-Based Methods_ Theory, Algorithms, And Applications [Triantaphyllou 2010-06-28]Uploaded bytruekhan
- Mathematical Methods of EngineersUploaded byRanjan Singh Garhia
- Adaptive Neuro Fuzzy Controller Based Power System Stabilizer for Damping of Power Oscillation Control in Two Area Four Machine Power SystemUploaded byIJMTST-Online Journal
- Neural Conversational ModelUploaded byAdam Cadmon
- Tech Mahindra Placement Paper | Freshers ChoiceUploaded byfresherschoice
- Teach Yourself LogicUploaded byFrancisco Aragao
- Neural Nets and Deep LearningUploaded byManu Carbonell
- Proposed Sampling StrategyUploaded byJaved Mazher
- ffm900__Uploaded byanton hidayat
- Quadratic EquationsUploaded byNíkhíl Bansal
- Monte Carlo LecturesUploaded byTristanPil
- Network Optimization Continuous and Discrete ModelsUploaded byHendra Antomy
- STEM Education Report_Eng.pdfUploaded byManisah Mohd Shah
- Seismic Analysis of Overhead Cranes - Kine CranesUploaded byhathamphan
- Small Porch SwingUploaded byEngr Saad Bin Sarfraz
- hershey method.docUploaded byDamian Predescu
- IAI Exam Form November 2011Uploaded byNitin Verma
- ClassUploaded bySourabh Bhandari
- 1446650110Uploaded byGauravYadav
- 07S 5315 SyllabusUploaded byhihowareyoufine