- COEN212 - Course Outline
- Physics Project for class 12
- Tanushree Chauhan.docx
- Logics
- Switching Theory and Logic Design
- vbscript
- Logic Gates
- LG
- Unit 7- Logic Simplification
- lab1Spring13
- ESE170Hwk9_JANGID
- Lab 1 - Digital Logic - Binary Numbers+ Basic Logic Operations
- Cs302 100% Correct Mcqs 2
- KL-300
- Physics Investigatory Project
- C.B.S.E. Class 12 Physics Project On Logic Gates
- co_int_I_QP
- Ece4110 Lecture 15
- Final Paper
- FTA-Failure Treee Analysys
- Mulitpliers_Dividers_supp4.pdf
- Binary Adder 2
- DELD SYLUBUS
- 01 Introduction
- Design Tradeoffs Using Truncated Multipliers in FIR Filter Implementtion
- Full Adder Using Half Adder
- 2.Gate Level
- 4-Bit Carry Look Ahead Adder
- FPGA Implementation of Area, Delay and Power Efficient Carry Select Adder Architecture Design
- 01 Introduction
- Turbo Render Plugin 3DS Manual.en
- Prosepoem.txt(1)
- Oboe Fourteen Bagatelles, Mvmt 6(1)
- Tutorial 1
- B-Flat Cl Batok Op.6(2)
- Bassoon Fourteen Bagatelles, Mvmt 6(1)
- Cmc a Handbook
- 9783319129969-c2 (1)
- Retail Final Project Shaded Side View
- Moment Frames
- Narr Studio Assn 2 Combined 5 Visualizations
- Untitled Document
- Silent Night Piano Easy
- Assignment 2 Essay - Puccetti Google Docs_PDF
- NEXT_QA_OCT-3_2017
- Analysis
- WXC Rubric
- (10, 11) zbar_lr
- Analysis
- SF420_Bifolds4400-4900-5002-5003_82800280_07.2014
- Cae Study Page 1
- Untitleddocument (1)
- 180 N Wacker Ground Level_Floor Plan
- Untitled Document
- AR3000 Assembly US Web 020112
- •art110_2015_outline
- Finkelman
- Love
- Lpz Final Cover Sheet
- Frank Lloyd Wright - Usonia

**CSE 317 (Hardware lab)
**

Experiment No: 01

Name of the experiment: Representing logical problems through truth table and

deducing logic functions from truth table.

1) Deduce the truth table for the switching circuit shown below. Find the Boolean

function from the truth table and implement the logic circuit.

A

C

B

D

Lamp

Source

**2) There are four supply lines A, B, C, D in a laboratory and you are to design an
**

indicator circuit that will make an LED to glow when two or more of the supply lines

are OFF. Design and implement the logic circuit.

3) If two numbers A and B are added, whether the summation is odd or even can always

be determined from the LSB of the two circuits. Design and implement a logic circuit

that will take the LSB of two numbers as input and will determine whether the

addition of these two will produce an odd or even number.

For all the above problems, write down the names of the required ICs for your design and

also show the IC pin connections in the diagram.

B for all combinations) 2) Design a circuit using only a) NAND gates b) NOR gates That implements the Boolean function (AB) + BC For all the above problems.Darul Ihsan University CSE 317 (Hardware lab) Experiment No: 02 Name of the experiment: Verification and application of De Morgan’s law 1) Design a circuit to verify De-Morgan’s law for two variables.B = A + B and A + B = A. . (Hints: Prove that A. write down the names of the required ICs for your design and also show the IC pin connections in the diagram.

7.5.D) = Σ(2.C. For all the above problems.11.14) b) f(A.4. .B. (Note: 1 is not prime number) 2) Design a circuit to implements the following function (Minimize if necessary): a) f(A.6.7.C. required equations in minimized form with necessary steps and the circuit diagrams with pin numbers in your report.11) 3) Derive the output equation for a 3-bit binary to gray code converter and implement it.3. mention the truth table.D) = Π(1.Digital Logic Design Experiment No: 03 Name of the experiment: Boolean Function Minimization 1) Design and implement a circuit using basic gates that would take a 4-bit binary number as input and produce a high level output only if the number is prime or divisible by five.10.9.3.B.

(Hints: Use IC-7483) .Digital Logic Design Experiment No: 04 Name of the experiment: Combinational Circuits 1) Design and implement a circuit using basic gates that would take a binary number as input and convert it into Excess – 3 2) Design and Implement a 4-bit adder subtractor circuit with one selection variable to switch for addition and subtraction.

Use IC-7483 for your design. mention the truth table. . 2) Using IC-74154 design a 2-bit comparator to compare 2-bit numbers P and Q.Digital Logic Design Experiment No: 05 Name of the experiment: Adders and Decoders 1) Design and implement a 4-bit BCD adder circuit using 4-bit binary adder circuit. The circuit should provide 3 Output lines to indicate P>Q. P=Q and P<Q. For all the above problems. required equations in minimized form with necessary steps and the circuit diagrams with pin number in your report.

Digital Logic Design Experiment No: 03 Name of the experiment: Boolean Function Minimization .

- COEN212 - Course OutlineUploaded byYu Xiang Zhang
- Physics Project for class 12Uploaded byintustan lee
- Tanushree Chauhan.docxUploaded bypyiush jain
- LogicsUploaded byHimakar Kilaru
- Switching Theory and Logic DesignUploaded byMoez Ul Hassan
- vbscriptUploaded byPrabu Sri
- Logic GatesUploaded byCYBER HUT
- LGUploaded byAfeefa
- Unit 7- Logic SimplificationUploaded byTraian Vladu
- lab1Spring13Uploaded byKumaraguru Rau
- ESE170Hwk9_JANGIDUploaded bybook1993
- Lab 1 - Digital Logic - Binary Numbers+ Basic Logic OperationsUploaded bynabilkarami
- Cs302 100% Correct Mcqs 2Uploaded bykhanlala1
- KL-300Uploaded byZaheer Abbas
- Physics Investigatory ProjectUploaded bySharad Ghodke
- C.B.S.E. Class 12 Physics Project On Logic GatesUploaded bySaurav Stark
- co_int_I_QPUploaded bypjayaprabha2008
- Ece4110 Lecture 15Uploaded byBala Subramanian
- Final PaperUploaded byArvind Thiagarajan
- FTA-Failure Treee AnalysysUploaded bycalfredc
- Mulitpliers_Dividers_supp4.pdfUploaded byavichal
- Binary Adder 2Uploaded byRishi Gopie
- DELD SYLUBUSUploaded byMary Morse
- 01 IntroductionUploaded byAsad Hussain
- Design Tradeoffs Using Truncated Multipliers in FIR Filter ImplementtionUploaded byA. Villa
- Full Adder Using Half AdderUploaded byNiraj Shetty
- 2.Gate LevelUploaded byanand787
- 4-Bit Carry Look Ahead AdderUploaded byluqmansulyman
- FPGA Implementation of Area, Delay and Power Efficient Carry Select Adder Architecture DesignUploaded byEditor IJRITCC
- 01 IntroductionUploaded byJbanful

- Turbo Render Plugin 3DS Manual.enUploaded bymtim360
- Prosepoem.txt(1)Uploaded bymtim360
- Oboe Fourteen Bagatelles, Mvmt 6(1)Uploaded bymtim360
- Tutorial 1Uploaded bymtim360
- B-Flat Cl Batok Op.6(2)Uploaded bymtim360
- Bassoon Fourteen Bagatelles, Mvmt 6(1)Uploaded bymtim360
- Cmc a HandbookUploaded bymtim360
- 9783319129969-c2 (1)Uploaded bymtim360
- Retail Final Project Shaded Side ViewUploaded bymtim360
- Moment FramesUploaded bymtim360
- Narr Studio Assn 2 Combined 5 VisualizationsUploaded bymtim360
- Untitled DocumentUploaded bymtim360
- Silent Night Piano EasyUploaded bymtim360
- Assignment 2 Essay - Puccetti Google Docs_PDFUploaded bymtim360
- NEXT_QA_OCT-3_2017Uploaded bymtim360
- AnalysisUploaded bymtim360
- WXC RubricUploaded bymtim360
- (10, 11) zbar_lrUploaded bymtim360
- AnalysisUploaded bymtim360
- SF420_Bifolds4400-4900-5002-5003_82800280_07.2014Uploaded bymtim360
- Cae Study Page 1Uploaded bymtim360
- Untitleddocument (1)Uploaded bymtim360
- 180 N Wacker Ground Level_Floor PlanUploaded bymtim360
- Untitled DocumentUploaded bymtim360
- AR3000 Assembly US Web 020112Uploaded bymtim360
- •art110_2015_outlineUploaded bymtim360
- FinkelmanUploaded bymtim360
- LoveUploaded bymtim360
- Lpz Final Cover SheetUploaded bymtim360
- Frank Lloyd Wright - UsoniaUploaded bymtim360