You are on page 1of 2

introduces many brand-new fabrication strategies, such as bottom-up molecular se

lf-assembly. Nanotechnology is also enabling many novel devices and circuit arch
itectures which are totally different from current microelectronics circuits, su
ch as quantum computing, nanowire crossbar circuits, spin electronics, etc. Nano
technology is bringottomup self-assembly process.
Utilizing bottom-up self-assembly for VLSI fabrication, minimum line width of se
veral astrons can be easily obtained. As a result, this brings the hope to furth
er continue Moore s law for another several decades.
Nanotechnology is expected to bring a technical revolution to the current microe
lectronic VLSI industry. There are many different strategies for future nanoelec
tronics [5]. For example, nanolithography technologies (such as X-ray lithograph
y, e-beam lithography, ion-beam lithography) can be used for the line patterning
in VLSI fabrication to achieve resolution in nanometer range. But this strategy
still bel
http://www.csee.umbc.edu/~plusquel/vlsi/slides/c1_tech.html - succinct webpage g
iving comparison of IC technologies
http://news.com.com/Spintronics+may+save+Moores+Law/2100-1008_3-6048228.html?tag
=st.ref.goo
Spintronics
http://news.com.com/Moore+says+nanoelectronics+face+tough+challenges/2100-1006_3
-5607422.html - Intel s Cofounder Gordon Moore talks
http://www.physics.mcgill.ca/~peter/nanoelectronics.htm - a good summary of nano
electronics, defines nanoelectronics from microelectronics in favor of spintroni
cs over silicon transistors
http://www.physics.mcgill.ca/~peter/ - physics Professor Peter Grtter s work in nan
oelectronics
http://www.imec.be/wwwinter/mediacenter/en/SR2005/html/142187.html - Post-CMOS n
anotechnology IIAP from Imec
http://rsfq1.physics.sunysb.edu/~likharev/nano/NanoGiga031603.pdf - A nice detai
led paper on Electronics below 10 nm
http://domino.research.ibm.com/comm/pr.nsf/pages/news.20010425_Carbon_Nanotubes.
html - Chip Evolution: IBM Scientists Develop Breakthrough Transistor Technology
with Carbon Nanotubes
http://www.estd.nrl.navy.mil/code6870/nanodev/nanodev.html - nanoelectronic devi
ces
http://spot.colorado.edu/~yangr/research.html - Professor Ronggui Yang s work in e
lectron transport requires a knowledge of solid state physics
http://www.nano.org.uk/news/newsarchive.htm - recent nanotechnology news
http://www.trnmag.com/Stories/2004/090804/Chip_architecture_uses_nanowires_09080
4.html - TRN Magazine article, Chip Architecture Uses Nanowires.
http://www.cs.caltech.edu/cbsss/finalreport/nanoscale_ind_figueiredo.pdf -Reduci
ng Power Dissipation in the Sublithographic Crossbar Architecture
Paper by Rober
t Figueiredo of MIT
http://www.ecommercetimes.com/story/55194.html - Jan 16, 2007, HP Researchers Gi
ve Chips a Nano Spin By Walaika Haskins
http://scientificchess.com/articles/Nanotechnology.htm - Nanotechnology by Adity
a Mittal
http://marcuslab.harvard.edu/papers/KouwenhovenReview.pdf - Electron Transport i
n Quantum Dots by Leo P. Kouwenhoven, Charles M. Marcus, Paul L. Mceuen, Seigo T
arucha, Robert M. Westervelt, and Ned S. Wingreen.
http://www.research.ibm.com/nanoscience/nanotubes.html - Nanotubes Research at I
BM
http://www.estd.nrl.navy.mil/6870/6870.html - Electronic Materials Branch
U.S. N
avy Research Nanotechnology and Physics of Semiconductors
Further Reading:
ngs to traditional top-down fabrication
ing another technology revolution to traditional CMOS VLSI technology.
. As the transistor size continues to shrink, nowadays it is already approaching
the bottom physical limit of traditional optical photolithography process. The
minimum line width of modern microelectronic fabrication process is now comparab

le to the optical wavelength of the exposure light used in the photolithography.


As a result, nowadays VLSI industry is facing a bottle neck to continue shrinki
ng the size of transistors. In order to maintain Moore s law for another several d
ecades, a brand new technology nanotechnology, must be introduced into VLSI indu
stry [4].
via b