4 views

Uploaded by Aminul Islam

a

- C12
- Efficient Multiplexer Synthesis Techniques
- 74LS107-ETC
- 7476_JK FF
- dcmotor
- computer organization lab manual.docx
- Haar Functions
- wdm.pdf
- Digital-Electronics-Interview-Questions.pdf
- Lda
- శ్రీ హనుమాన్ బడబానల (వడవానల) స్తోత్రం
- Embedded systems-Combinational DLD
- Digital Lab Manual - UPTO EXP 10
- A Matlab Based Teaching Tool for Digital Logic 001
- Memory Test Basics
- 235140447-A-Practical-on-Chip-Clock-Controller-Circuit-Design.pdf
- DIGITAL ELECTRONICS (REGISTER)
- Flip Flop
- Atm Links and Lan Connections in Rnc2600
- IJERTV6IS110186

You are on page 1of 6

In this experiment students will learn how to design and implement multiplexers (MUX) and

demultiplexers (DeMUX) of different sizes using basic logic gates. They will also learn how

to construct bigger multiplexer using smaller multiplexers.

Theory and Methodology:

A multiplexer (or mux) is a device that selects one of several inputs and forwards the selected

n

input into a single line. A multiplexer of 2 inputs has n selection lines, which are used to

select which input has to be sent to the output. A multiplexer is also called a data selector.

A demultiplexer (or demux) is a device taking a single input and selecting one of many dataoutput-lines, which is connected to the single input.

Multiplexer:

In computer system, it is often necessary to choose data from exactly one of a number of

possible sources. Suppose that there are four sources of data, provided as input signals

D0 ,D1, D2 and D3. The values of these signals change in time, perhaps at regular intervals.

We want to design a circuit that produces an output that has the same value as either D 0 or D1

or D2 or D3, dependent on the values of two selection pins S 1 and S0. Here, the number of

selection pin is two. Four combinations are possible using these two selection pins S 1 and S0,

such as (S1, S0) = (0,0), (0,1), (1,0), (1,1). Each combination is dedicated for each input. Let

us consider the output variable is f. Now if S1 = 0 and S0 = 0 then f = D0, if S 1 = 0 and S0 = 1

then f = D1, if S1 = 1 and S0 = 0 then f = D2 and if S1 = 1 and S0 = 1 then f = D3.

It is important to know that there is a relationship between the number of input and the

n

number of selection pins. If the number of selection pin of a MUX is n, then maximum 2

n

inputs are possible for that MUX. And the MUX will be called as 2 to1 line MUX. The MUX

we are going to design is a 4to1 MUX. There could be also 2to1 MUX, 8to1 MUX, 16to1

MUX etc.

For our design, there are 4 inputs and 2 selection pins. So actually we have 6 inputs. Now if

we draw the truth table for 6 different inputs, there will be 64 input combinations. But

fortunately we can do it in a more convenient way as given below.

Table:1

S1

S0

D0

D1

D2

D3

From the above truth table, we can write the function as given below.

Demultiplexer:

A Demultiplexer or Demux is opposite to the multiplexer. It has only one input and several

outputs and one or more selection pins. Depending on the combination of selection input, the

data input will be routed to one of many outputs. Other inputs will be low. Depending on the

number of output, demultiplexers are termed as 1to2, 1to4 and 1to8 demultiplexers etc. If the

n

number of selection pin is n, then maximum 2 outputs can be accommodated.

We are going to design a 1to4 line demux having an input Din, two selection pins S1 and S0

and four outputs D0 ,D1, D2 and D3. Now if S1 = 0 and S0 = 0 then D0 = Din, if S1 = 0 and S0

= 1 then D1 =Din, if S1 = 1 and S0 = 0 then D 2 = Din and if S1 = 1 and S0 = 1 then D3 = Din.

We can draw the truth table as given below.

Table:2

S1

S0

D0

D1

D2

D3

Din

Din

Din

Din

From the above truth table we can write the functions for D 0 ,D1, D2 and D3 as given below.

Figure 2: 1 to 4 Demultiplexer

It is also possible to construct 4to1 multiplexer (and 1to4 demultiplexer) using 2to1

multiplexers (1to2 demultiplexers) only. Figure 3 and figure 4 show the construction of 4to1

multiplexer using 2to1 multiplexers and 1to4 demultiplexer using 1to2 demultiplexers only.

D0

D1

Din

D2

D3

S1 S 0

Figure 4: 1to4 demultiplexer using 1to2 dmultiplexers.

Pre-Lab Homework:

Read about the characteristics of Multiplexer and De-multiplexer circuits from any book or

websites and use NI Multisim to generate the output of the circuits provided in this lab sheet.

Save the simulation results and bring it to the lab.

Apparatus:

1. NOT Gate 2. AND Gate 3. OR Gate -

IC 7404

IC 7408

IC 7408

Precautions:

Have your instructor check all your connections after you are done setting up the circuit and

make sure that you apply only enough voltage to turn on the chip, otherwise it may get

damaged.

Experimental Procedure:

1) We connected the circuit according to the figures.

2) We used the toggle switches on the trainer board for providing input signal to the

circuits. After that we connected the outputs to the LEDs on the trainer board.

3) Ther applying the input signals we observed and noted the corresponding output

signals.

Simulation and Measurement:

Compare the simulation results with your experimental data and comment on the differences

(if any).

Design and simulate the following circuits.

1) 8to1 multiplexer using basic logic gates.

Interpret the data/findings and determine the extent to which the experiment was successful

in complying with the goal that was initially set. Discuss any mistake you might have made

while conducting the investigation and describe ways the study could have been improved.

Reference(s):

1. Fundamentals of Digital Logic with verilog design by Brown & Vranesic

- C12Uploaded byAndreea Ștefura
- Efficient Multiplexer Synthesis TechniquesUploaded byModin Hb
- 74LS107-ETCUploaded byBagus Tri Syahputra II
- 7476_JK FFUploaded byjbcen8293
- dcmotorUploaded byapi-397492879
- computer organization lab manual.docxUploaded byRakesh Deverakonda
- Haar FunctionsUploaded byMuhammad Naeem
- wdm.pdfUploaded byJose Valenzuela
- Digital-Electronics-Interview-Questions.pdfUploaded byShailesh Kumar
- LdaUploaded byandhracolleges
- శ్రీ హనుమాన్ బడబానల (వడవానల) స్తోత్రంUploaded byదూర్వాసుల శ్రీనివాస్
- Embedded systems-Combinational DLDUploaded byjohnyrock07
- Digital Lab Manual - UPTO EXP 10Uploaded byUday Deogam
- A Matlab Based Teaching Tool for Digital Logic 001Uploaded byhari
- Memory Test BasicsUploaded bybonwong
- 235140447-A-Practical-on-Chip-Clock-Controller-Circuit-Design.pdfUploaded byBodepu V Santhoshkumar
- DIGITAL ELECTRONICS (REGISTER)Uploaded byRohit Maurya
- Flip FlopUploaded byМилан Лукић
- Atm Links and Lan Connections in Rnc2600Uploaded bysam_will
- IJERTV6IS110186Uploaded byJeni Dhas
- JtagUploaded byKelli Bell
- K20P100M72SF1RM.pdfUploaded byflo72af
- Record Part1Uploaded byVikas Yerram
- EEE598 Project 1Uploaded byGiser Ali
- Data FilterUploaded byCiCink
- Easypic Fusion v7 Pic24ep Mcu Card Manual v100Uploaded byOscar Huerta
- A Practical on-Chip Clock Controller Circuit DesignUploaded byNikhil Pratap Garg
- ADSD Fall201 02 Combinational VerilogBasics 26Sep11Uploaded byRehan Hafiz
- ADVD T2 2009-2010 Answer KeyUploaded byAnimesh Choudhary
- Ml 093290424Uploaded bytheend86

- Installation and Service - Flexstep Compact_UK_Ver4.00Uploaded byCreaciones Vilber
- Values of Sy SubrcUploaded bykooby16
- OSPF MyanmarUploaded byMin Min Zaw
- Antrieb Actuators O & M CatalogueUploaded byysr3ee6926
- User Manual IGS-3032GC V1.4Uploaded byoring2012
- Steps to Install Sqlserver2k8r2 on Server2k8r2Uploaded bysandeep_48
- Esprit 748.pdfUploaded byserfau
- MsWord LssPlan, Exercise & Manual.docUploaded byDaneil
- Anarchist Cookbook 2004 (7)Uploaded byJagmohan Jaggu
- Anritsu MS462XX VECTOR NETWORK MEASUREMENT SYSTEM 10410-00205Uploaded bybox4x4
- Ghost.Adventures.S13E12.Dakotas.Sanatorium.of.Death.HDTV.x264-CRiMSON.txtUploaded byAnonymous wISY6CIf8
- Engl 202C Job Application PackageUploaded byMichael Wilson
- Make four-electrode probe to use with earth resistivity metersUploaded bylandviser
- Arabic Pad User GuideUploaded byHarviatama Ls
- Caesar II ErrorUploaded byAnonymous Ar4z7I
- Difference Between Linux and WindowsUploaded bymahesh
- Create Advance Payment RequestUploaded bykukrejasakshi2008
- Lecture 7Uploaded bySrinivas Varma
- li2016.pdfUploaded byAnonymous l2fASkJbzk
- Lab 2Uploaded byexhfcd
- iSeries Application DevelopmentUploaded byRamana Varala
- VIRTUALIZATION IN CLOUD COMPUTINGUploaded byadam
- Troubleshooting High CPU Utilization Issues in Exchange 2013Uploaded byNavneetMishra
- Boss GT-3 Repair ManualUploaded byPete Maxwell
- VirtualDJ 8 - Getting StartedUploaded byCarlos Luces
- Upgrade 2600 RamUploaded byagusla82
- InstallUploaded byclam1980
- Hard Disk DrivesUploaded bysovantha
- Dfd Chapter 1Uploaded byDaniel Fergerson
- Fully Refurbished and NEW Devices With 6 Months of Warranty 26.06.2017Uploaded byalex_cristi