You are on page 1of 3

Q. No. 01 What are program-visible registers?

Ans.: Program-visible registers are the registers which are used during application programming and
are directly used in the instructions.
Q. No. 02 Which register holds a count for some instructions?
Ans.: ECX is a general-purpose register that holds the count for various instructions. The ECX
register also can hold the offset address of memory data.
Q. No. 03 The carry flag bit is set by which arithmetic operations?
Ans.: The carry flag bit is set by addition and subtraction operations.
Q. No. 04 Will an overflow occur if a signed FFH is added to a signed 01H?
Ans.: No, the overflow will not occur.
Q. No. 05 A number that contains 3 one bits is said to have parity?
Ans.: A number that contains 3 one bits is said to have odd parity.
Q. No. 06 Which flag bit controls the INTR pin on the microprocessor?
Ans.: The I (interrupt) flag bit controls the operation of the INTR (interrupt request) input pin.
Q. No. 07 Which microprocessors contain an FS segment register?
Ans.: The FS and GS segment registers are supplemental segment registers available in 80386 and
above microprocessors to allow two additional memory segments for access by programs.
Q. No. 08 In the real mode, show the starting and ending addresses of each segment located by
the following segment register values.
Ans.: (a) E000H. Starting Address: E0000H, Ending Address: E0000H + FFFFH = EFFFFH
(b) AB00H. Starting Address: AB000H, Ending Address: AB000H + FFFFH = BAFFFH
Q. No. 09 Find the memory address of the next instruction executed by the microprocessor,
when operated in the real mode, for the following CS:IP combinations CS = l000H and IP =
Ans.: 10000H + 2000H = 12000H
Q. No. 10 Which register or registers are used as an offset address for string instruction
destinations in the 80486 microprocessor?
Ans.: Extended Destination Index Register.
Q. No. 11 Determine the memory location addressed by the following real mode 80386 register
combination DS = 2000H and EAX = 00003000H.
Ans.: Since EAX value is not greater than FFFFH so we can calculate memory location addressed.
The address is 20000H + 3000H = 23000H.

and which page table entry is accessed? Ans. CS. Q. Q. what starting and ending locations are addressed by this descriptor? Ans. Thus the instruction is wrong because of size mismatch. limit. 20 List the 16-bit registers that are used for register addressing. No. This selector accesses the global descriptor table and loads the address. 17 Which register locates the global descriptor table? Ans.: AX.: Starting Address: A00000H. BP.: 64 TeraBytes Q. To access the local descriptor table. CX. One of the global descriptors is set up to address the local descriptor table. No. No. 19 If the microprocessor sends linear address 00200000H to the paging mechanism. FS. 13 What is the purpose of the segment register in protected mode memory addressing? Ans. No. SI. No. DX. Q. what starting and ending locations are addressed by this descriptor? Ans. table. Q. 16 If DS = 0105H in a protected mode system. BX.: 0105H = 0000 0001 0000 0101b. which paging directory entry is accessed.: The microprocessor will have access to entry zero or the first entry. table is local table. and G = 1. When the protected mode operation is desired. No. SS. Q. 12 Protected mode memory addressing allows access to which area of the memory in the Pentium microprocessor? Ans. 15 For a Pentium descriptor that contains a base address of 00280000H. the LDTR (local descriptor table register) is loaded with a selector. From this we see that requested privilege level is 01 (ring 1). No. No. and requested privilege level are selected? Ans.: The CX register is a 16-bit register whereas BL register is an 8-bit register. DS. DI. just as a segment register is loaded with a selector. Thus the starting address will be 00280000H and the ending address will be 00290FFFH. and GS Q. No. Q. a limit of 00010H.: The GDTR (global descriptor table register) contain the base address of the global descriptor table and its limit.: The location of the local descriptor table is selected from the global descriptor table. Ans. SP.: Since G = 1 we will append the limit with FFFH. Q. and access rights of the local descriptor table into the cache portion of the LDTR. 21 What is wrong with the MOV BL. ES. 14 For an 80286 descriptor that contains a base address of A00000H and a limit of 1000H.Q. which entry.CX instruction? Ans. the address of the global descriptor table and its limit are loaded into the GDTR. No. 18 How is the local descriptor table addressed in the memory system? Ans. entry is 0 0000 0010 0000b = 20H. Ending Address: A010000H. .: In protected mode memory addressing the segment register contains a selector that selects a descriptor from a descriptor table.

and DI = 400H. No.Q. Instruction: MOV AL. No. Determine the memory address accessed by each of the following instructions. 28 Suppose that DS = 1300H.: (a) MOV EAX.: (a) MOV AL.: (a) MOV AL.: (a) MOV [100H]. assuming real mode operation. the first byte will be the opcode.: The directive . . Q. 27 Suppose that DS = 1200H. and SI = 0250H.: Because the memory to memory data transfers are not allowed. BP = 1000H. 29 How many bytes of memory store a far direct jump instruction? What is stored in each of the bytes? Ans. No. Instruction: MOV EBX. followed by a two byte segment address.DL Memory Address Accessed: 12100H (b) MOV [SI+100H].: (a) move 12H into AL. Ans.[1234H] Memory Address Accessed: 3234H (b) MOV EAX.: The required number of bytes will be 5. 30 What is the difference between an intersegment jump and an intrasegment jump? Ans.[BP+DI] Memory Address Accessed: 21110H (b) MOV CX. SS = 1400H. Q. 26 Suppose that DS = 1000H.: The intersegment jump allows jumps between segments or to anywhere in the memory system while the intrasegment jump allows a jump to any location within the current code segment. Determine the memory address accessed by each of the following. Ans. Ans. Q. assuming real mode operation.12H (b) move 1200A2H into EBX.[BP+200H] Memory Address Accessed: 11750H (b) MOV AL.EAX Memory Address Accessed: 12350H Q. BX = 0300H.[BP+SI-200H] Memory Address Accessed: 11950H Q. 24 Suppose that DS = 0200H. and SI = 0100H.[DI] Memory Address Accessed: 10100H Q.1200A2H Q. assuming real mode operation. No. 23 What assembly language directive indicates the start of the CODE segment? Ans. assuming real mode operation. 25 What is wrong with a MOV [BX]. No. No. BX = 0100H. 22 Select an instruction for each of the following tasks. No.[BX] Memory Address Accessed: 2300H Q. Determine the address accessed by each of the following instructions.[DI] instruction? Ans. BP = 1500H. No. Ans. Ans. followed by a two byte offset address.CODE indicates the start of the CODE segment. SS = 2000H. No. and DI = 0100H. Determine the address accessed by each of the following instructions.