Overloaded CDMA Bus Topology for

MPSoC Interconnect

Introduction
MPSoC Overview
CDMA Basics
Ordinary CDMA Bus
Overloaded CDMA Bus
MIA Enabled spreading and despreading
Decoding of MIA enabled codes
Results and Discussion
Limitation and future work
Conclusion

7 May 2015

As Transistor size scales down, number of processing

elements on silicon die increases
Intra-chip communication-major bottleneck in MPSoC
designs
Bus topology-most common on-chip interconnect
technology
Bus contention- Solution- Code division multiple access
(CDMA)
CDMA- limited number of orthogonal spreading codes
can share medium-MIA
Overloaded CDMA-adds extra non-orthogonal spreading
codes
Maximum number of cores sharing same CDMA bus in
MPSoC up by 25%
Resource- and speed-efficient

7 May 2015

 Uses multiple processors targeted

for embedded applications

Used by platforms that contain
multiple(heterogeneous),
processing elements, memory
hierarchy and I/O components.
All components linked to each
other by an on-chip interconnect
Used in multimedia applications,
telecommunication architectures,
network security and other
domains
Limits power consumption
4

CDMA spreading

CDMA spread spectrum generation

7 May 2015

CDMA spread spectrum decoding

MPSoC CDMA XOR encoder and Accumulator decoder

Reduced

power consumption
Fixed communication latency
Reduced system complexity
7 May 2015

A CDMA bus system containing the hybrid encoder, and both the orthogonal and
overloaded CDMA joint decoders
7 May 2015

An example of a bus sharing MAI-enabled and orthogonal codes

M1 = {1, 0, 0, 0, 0, 0, 0, 0}
M2 = {1, 1, 0, 0, 0, 0, 0, 0}
Md = {0, 0, 0, 0, 1, 1, 1, 1}

7 May 2015

The construction of 4 MAI codes in a 16-chip spreading code length,the

despreading code sends the MAI chips to the zero accumulator

7 May 2015

Virtex-7 FPGA VC707 evaluation kit

7 May 2015

10

Simulation results of data encoding and decoding in an overloaded CDMA bus using
16-chip spreading code length

7 May 2015

11

Implementation results for the overload CDMA bus of length N = {8, 16, 32, 64} on a Virtex-7 FPGA

7 May 2015

12

 Lower

bus frequency due to the increase in

computation path at the decoder
Delay optimization enables separate
decoders to run at higher bus frequency.
Bus frequency decreases with increasing N
Pipelining adder implementation can fix but
increases bus latency
Other codes can be added to cause
identifiable MAI or cross correlation
waveforms

7 May 2015

13

 Thus,

CDMA bus capacity increased by 25%

while preserving the ordinary CDMA bus
complexity
Presented approach can enable variable rate
communication-by assigning more than one
MAI-enabled code to the same IP core
Binary signalling scheme used for data
transfers in reconfigurable platforms
Increase in number of simultaneous cores
sharing the bus
Other codes can be added to cause
identifiable MAI
7 May 2015

14

[1] Khaled E. Ahmed, Mohammed M. Farag, Overloaded CDMA Bus Topology for MPSoC
Interconnect , 978-1-4799-5944-0/14/ 2014 IEEE
[2] Kwok-Tung Fung and H. C. Torng. On the analysis of memory conflict and bus contentions in a multiple-microprocessor
system. Computers,IEEE Transactions on, C-28(1):2837, Jan 1979.
[3] M Mitic, M Stojcev, and Z Stamenkovic. An overview of SoC buses. In Vojin G Oklobdzija, editor, Digital Systems and
Applications. CRC Press, 2007.
[4] S. Kumar, A Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A Hemani. A network on chip
architecture and design methodology. In VLSI, 2002. Proceedings. IEEE Computer Society Annual Symposium on, pages 105
112, 2002.
[5] Jr. Bell, R.H., Chang Yong Kang, L. John, and E.E. Swartzlander. CDMA as a multiprocessor interconnect strategy. In
Signals, Systems and Computers, 2001. Conference Record of the Thirty-Fifth Asilomar Conference on, volume 2, pages
12461250 vol.2, Nov 2001.
[6] B.-C.C. Lai, P. Schaumont, and I Verbauwhede. CT-bus: a heterogeneous CDMA/TDMA bus for future SoC. In Signals,
Systems and Computers, 2004. Conference Record of the Thirty-Eighth Asilomar Conference on, volume 2, pages 18681872
Vol.2, Nov 2004.
[7] Seyed Amirhossein Hosseini, Omid Javidbakht, Pedram Pad, and Farrokh Marvasti. A review on synchronous CDMA
systems: optimum overloaded codes, channel capacity, and power control. EURASIP Journal on Wireless Communications
and Networking, (1):122, 2011.
[8] T. Nikolic, G. Djordjevic, and M. Stojcev. Simultaneous data transfers over peripheral bus using CDMA technique. In
Microelectronics, 2008. MIEL 2008. 26th International Conference on, pages 437440, 2008.

[9] Tatjana Nikolic, Mile Stojcev, and Goran Djordjevic. CDMA busbased on-chip interconnect infrastructure.
Microelectronics Reliability, 49(4):448 459, 2009.
[10] Daewook Kim, Manho Kim, and G.E. Sobelman. CDMA-based network-on-chip architecture. In Circuits and Systems,
2004. Proceedings. The 2004 IEEE Asia-Pacific Conference on, volume 1, pages 137 140 vol.1, Dec 2004.
[11] Manho Kim, Daewook Kim, and G.E. Sobelman. Adaptive scheduling for CDMA-based networks-on-chip. In IEEE-NEWCAS
Conference, 2005. The 3rd International, pages 357360, June 2005.

7 May 2015

15

7 May 2015

16