12 views

Uploaded by varunpati

sensors,analog elex.

save

- Operational Amplifier
- [Notes] 110l 1 Experiment Vii
- Summing Amplifier
- ad544
- Bandwidth
- Operational Amplifiers
- opamp model q p 2
- 2110016_model_01
- EXP NO8
- Op Amps
- Opamp Notes
- Ac and DC Characteristic of Amplifier
- Chapter 1
- Chapter 12 (Electronic Devices and Circuits-II)(1)Final
- CNS-EE3 []
- 3.RC Phase Shift.doc
- International Journal of Engineering Research and Development
- ETIN25_Lab2.pdf
- Ul Sonic Reder
- Opa 2277
- IEEE format paper for designing an AC TO DC power supply
- texto del pico amperimetro en ingles.doc
- opa277
- Final Project
- Ews Project Ppt
- Datasheet
- AD8628_8629_8630
- Tutorial 4
- 3rd Difference Amplifier
- SSM2018T sheet
- hfwiauyifuqehrJK.
- Ghjlgyufu,j
- ghjfagy8ewugfbv
- 1
- Tutorial 7_BJT Amplifier
- RISC+Architectures
- Soln Manual 5e
- GATE Electrical Engineering 2006
- jifdoqouilew
- Verilog Intro
- tyrewuoyfb
- Article 370_ the Untold Story » Indian Defence Review
- EE712
- Dream it
- Exp2_ParallelIO (1) (1)
- TBP1
- I am the best
- Taub Schilling Commns
- Together
- Assignment 1
- hfjdkfheio
- Phase Detectors
- Hdjklsdhj;n
- Dream It Together

You are on page 1of 2

)

Home Assignment – 1

Topic: Basic Amplifiers and Operational Amplifiers

30/8/2014

1. An amplifier uses a 12 V dc power supply. The amplifier gives a sinusoidal output of 8V peak-to-peak to a 1 kΩ

load. The dc current drawn from the 12V supply is 8 mA. (a) What is the power delivered to the load? (b) How

much power is dissipated in the amplifier, and what is the amplifier efficiency (neglect the power supplied by

the signal source)?

Ans: a) 8 mW; b) 88 mW, 8.3 %

2. A sensor has 1 MΩ source resistance and it gives an output of 2 Vrms. This sensor is required to be used in an

application where the load resistance is 50 Ω. (a) If connected directly, what would be the voltage and power at

the load? (b) If a unity gain buffer with 1 MΩ input resistance and 30 Ω output resistance is introduced between

the sensor and the load, what would be the new voltage and power levels at the load? (c) Calculate the voltage

and power gains for this new arrangement.

Ans: a) 0.1 mV, 20 nW; b) 0.625 Vrms, 7.81 mW; c) 0.625 V/V, 7812 W/W

3. The voltage amplifier of Fig P3 has the following parameters: Ri = 100 kΩ, Avo = 150 V/V, Ro = 20 Ω. This amplifier

is fed with a source vs = 0.1 sin ωt and Rs = 100 kΩ. Load resistance RL = 500 Ω. Find the voltage gain Av (= vo/vi)

and also the overall voltage gain Gv (= vo/vs).

Ans: 144.2 V/V, 72.1 V/V

4. Consider the opamp non-inverting amplifier shown in Fig.P4, with Rf = 127 kΩ, and R1 = 1 kΩ. The opamp has an

open-loop input resistance of Ri = 1 MΩ and an output resistance Ro of 100 Ω.

a) What is the ideal voltage gain, Av? b) What is the feedback factor β?

c) If the open-loop voltage gain A0 of the opamp is 105, what is the closed-loop voltage gain Af?

d) What is the input resistance Rin of the circuit with feedback? v) Determine the output resistance Rout with

feedback; e) If the open-loop gain reduces to 104, what would be the new value of the closed-loop gain Af?

Compare this change with the percentage change in the voltage gain.

Ans: a) 128 V/V; b) 1/128 ; c) 127.8 V/V; d) 782.25 MΩ

Fig.P3 Voltage Amplifier

Fig. P4 Non-inverting amplifier

5. A non-inverting amplifier has Rf = 99 kΩ, and R1 = 1 kΩ. Assume that the opamp open-loop dc gain is 2x105 and

its open-loop cut off frequency, fc = 5 Hz. a) Calculate the open-loop gain of the opamp for the following

frequencies: 1 Hz, 50 Hz, 100 Hz, 1 kHz, 10 kHz, 50 kHz, and 200 kHz. b) Compute the closed-loop voltage gains

of the opamp amplifier for the above frequencies.

Ans: a) 2x105 V/V, 19900.7 V/V, 9987.5 V/V, 1000 V/V, 100 V/V, 20 V/V, 5 V/V ; b) 99.95 V/V, 99.5 V/V, 99 V/V,

90.9 V/V, 50 V/V, 16.67 V/V, 4.76 V/V

0.002 V/V. Ans: 8. and v2 = 4. a) What are the commode-mode (vcm) and the differential input signals (vd) corresponding to these inputs? b) What will be the output of the difference amplifier? Ans: a) 4.1 sin ωt.18 x 10-3 V/V 7.8 sin ωt .32 +0.1687 + 6.02 + 0. v1 = 4. For the difference amplifier shown in Fig. Acm . b) 0.P7.3 sin ωt.33 + 0.6. The output node voltages of a bridge are. and Ad = 8 V/V.5 sin ωt. These are connected to a difference amplifier as shown in Fig.P6 find the common-mode gain.34 -0.4002 sin ωt . Acm of this amplifier is 0.

- Operational AmplifierUploaded bypreetharaja85
- [Notes] 110l 1 Experiment ViiUploaded bykeyboard2014
- Summing AmplifierUploaded byAhmed Shaaban
- ad544Uploaded byBrzata Ptica
- BandwidthUploaded byexploreodyssey
- Operational AmplifiersUploaded byDeep Sahani
- opamp model q p 2Uploaded bySubramanyaAIyer
- 2110016_model_01Uploaded bykhyatichavda
- EXP NO8Uploaded byMohd Syamsul Ramli
- Op AmpsUploaded bysuresh_karthik_9
- Opamp NotesUploaded byVasim Akram
- Ac and DC Characteristic of AmplifierUploaded byShubham Jain
- Chapter 1Uploaded byrockrockyrocker123
- Chapter 12 (Electronic Devices and Circuits-II)(1)FinalUploaded byAhmed Hussain
- CNS-EE3 []Uploaded byAchilles Aldave
- 3.RC Phase Shift.docUploaded bypooja
- International Journal of Engineering Research and DevelopmentUploaded byIJERD
- ETIN25_Lab2.pdfUploaded byWestern777
- Ul Sonic RederUploaded byapi-3747180
- Opa 2277Uploaded byNathalie Cauchi
- IEEE format paper for designing an AC TO DC power supplyUploaded byJay
- texto del pico amperimetro en ingles.docUploaded byGomitah
- opa277Uploaded byWahyu Maddanatja
- Final ProjectUploaded byMohit Keshri
- Ews Project PptUploaded byTejas Deshpande
- DatasheetUploaded byShehreen Afridi
- AD8628_8629_8630Uploaded bybhatti846185
- Tutorial 4Uploaded byAkshay Ramrekha
- 3rd Difference AmplifierUploaded byestuelektro
- SSM2018T sheetUploaded bydrmacl360

- hfwiauyifuqehrJK.Uploaded byvarunpati
- Ghjlgyufu,jUploaded byvarunpati
- ghjfagy8ewugfbvUploaded byvarunpati
- 1Uploaded byvarunpati
- Tutorial 7_BJT AmplifierUploaded byvarunpati
- RISC+ArchitecturesUploaded byvarunpati
- Soln Manual 5eUploaded byvarunpati
- GATE Electrical Engineering 2006Uploaded byvarunpati
- jifdoqouilewUploaded byvarunpati
- Verilog IntroUploaded byvarunpati
- tyrewuoyfbUploaded byvarunpati
- Article 370_ the Untold Story » Indian Defence ReviewUploaded byvarunpati
- EE712Uploaded byvarunpati
- Dream itUploaded byvarunpati
- Exp2_ParallelIO (1) (1)Uploaded byvarunpati
- TBP1Uploaded byvarunpati
- I am the bestUploaded byvarunpati
- Taub Schilling CommnsUploaded byvarunpati
- TogetherUploaded byvarunpati
- Assignment 1Uploaded byvarunpati
- hfjdkfheioUploaded byvarunpati
- Phase DetectorsUploaded byvarunpati
- Hdjklsdhj;nUploaded byvarunpati
- Dream It TogetherUploaded byvarunpati