© All Rights Reserved

10 views

© All Rights Reserved

- Sunil Profile
- VLSI Lab Compendium
- Hspice Lab Manual
- deschsyll
- UT Dallas Syllabus for ee6325.001 06s taught by Poras Balsara (poras)
- Courtesy Light
- Physics Logic Gates
- Be Extc Vii Viii
- Design Analysis of CMOS Voltage Mode SRAM Cell using Different nm Technologies
- LASI
- SHIKSHA PPT.pptx
- [2000][ISCAS] An accurate statistical yield model for CMOS CS DACs
- Cmos Inverter
- Inverter Dynamic View a Pr 16
- Data Sheet
- A Brief History of the Field of VLSI
- Alfredo Bagtu
- Lecture3 Inverter Metrics 2up
- ESD 502 Analog CMOS VLSI Design.pdf
- 00766827

You are on page 1of 3

Chapter 6, Digital Integrated Circuits 2nd

1)

Size the devices so that the output resistance is the same as that of an inverter with an NMOS

W/L = 2 and PMOS W/L = 6. Assuming L = 1 unit. Which input pattern(s) would give the

worst and best equivalent pull-up or pull-down resistance?

2)

Either NAND gates or NOR gates can be used for implementing Boolean functions. Discuss

which one of the two is more appropriate to be implemented in (i) complementary static

CMOS logic, (ii) pseudo-NMOS logic. Explain in a few sentences.

3)

Consider the circuit in Figure P3. Assuming short channel transistors in 0.25 m CMOS

technology.

Figure P3

a) What is the output voltage if only one input is high? If all four inputs are high?

b) What is the average static power consumption if, at any time, each input turns on with an

(independent) probability of 0.5? 0.1?

4)

Consider a conventional 4-stage Domino logic circuit as shown in Figure P4 in which all

precharge and evaluate devices are clocked using a common clock . For this entire problem,

assume that the pulldown network is simply a single NMOS device, so that each Domino stage

consists of a dynamic inverter followed by a static inverter. Assume that the precharge time,

evaluate time, and propagation delay of the static inverter are all T/2. Assume that the

transitions are ideal (zero rise/fall times).

Figure P4

a) Complete the timing diagram for signals Out1, Out2, Out3 and Out4, when the IN signal

goes high before the rising edge of the clock as given below. Assume that the clock

period is 10 T time units.

b) Suppose that there are no evaluate switches at the 3 latter stages. Assume that the clock

is initially in the precharge state (=0 with all nodes settled to the correct precharge

states), and the block enters the evaluate period (=1). Is there a problem during the

evaluate period, or is there a benefit to the overall performance? Explain.

c) Assume that the clock is initially in the evaluate state (=1), and the block enters the

precharge state ( = 0). Is there a problem, or is there any benefit, if the last three evaluate

switches are removed? Explain.

5)

Consider the circuit of Figure P5 fabricated in 0.25m CMOS. Let Cx = 50 fF, Mr has W/L =

0.375/0.375, Mn has W/Leff = 0.375/0.25. Assume the output inverter doesnt switch until its

input equals VDD/2. Use the 0.25m CMOS model in textbook for calculations.

Figure P5

a) How long will it take Mn to pull down node x from 2.5 V to 1.25 V if In is at 0 V and B is

at 2.5V?

b) How long will it take Mn to pull up node x from 0V to 1.25V if VIn is 2.5V and VB is

2.5V?

c) What is the minimum value of VB necessary to pull down Vx to 1.25V when VIn = 0V?

6)

Figure P6 shows a two-input multiplexer. For this problem, assume independent, identicallydistributed uniform white noise inputs at A, S, and B.

Figure P6

a) Find the exact signal (P1) and transition (P0 1) formulas for nodes X, Y, and Z for: (1) a

static, fully complementary CMOS implementation, and (2) a dynamic np-CMOS

implementation.

b) Compute the switching power consumed by the multiplexer in Figure P6. Assuming that

all significant capacitances have been lumped into the three capacitors shown in the figure,

where C = 0.3 pF. Assume that VDD = 2.5 V and independent, identically-distributed

uniform white noise inputs, with events occuring at a frequency of 100 MHz. Perform this

calculation on (1) a static, fully complementary CMOS implementation, and (2) a dynamic

np-CMOS implementation.

c) Is the switching power PSW of the dynamic implementation in part (b) reflecting the total

power consumed? Explain, in a few sentences.

- Sunil ProfileUploaded bySunil Kumar
- VLSI Lab CompendiumUploaded bySaad Ali Khan Sherwani
- Hspice Lab ManualUploaded bynilesh0001
- deschsyllUploaded bysachin1391
- UT Dallas Syllabus for ee6325.001 06s taught by Poras Balsara (poras)Uploaded byUT Dallas Provost's Technology Group
- Courtesy LightUploaded bygizmodeek
- Physics Logic GatesUploaded bySwaroop Sampad
- Be Extc Vii ViiiUploaded byblack mamba
- Design Analysis of CMOS Voltage Mode SRAM Cell using Different nm TechnologiesUploaded byijeteeditor
- LASIUploaded byrfkfun
- SHIKSHA PPT.pptxUploaded byShiksha Singh
- [2000][ISCAS] An accurate statistical yield model for CMOS CS DACsUploaded bylifecandy
- Cmos InverterUploaded bySujay Yadalam
- Inverter Dynamic View a Pr 16Uploaded byMarie Micheline
- Data SheetUploaded byppanagos
- A Brief History of the Field of VLSIUploaded byPasumarthy Srikanth
- Alfredo BagtuUploaded byKeo C. Laus
- Lecture3 Inverter Metrics 2upUploaded byPratik Talole
- ESD 502 Analog CMOS VLSI Design.pdfUploaded byRajula Gurva Reddy
- 00766827Uploaded byAkhil Renuka
- Chap03QUploaded byMihn Mihn
- cd00000019.pdfUploaded byTechnology Helper
- LC7461MUploaded byCristina Nistor
- Datasheet Search Site _ Www.alldatasheetUploaded byPanagiotis Panagos
- Performance_Analysis_of_a_Low-Power_High.pdfUploaded bySandeep Mishra
- x1x2x3Uploaded byCristian Vasilescu
- DPAL 3Uploaded byPooja Verma
- MN1380 Series DisconUploaded byDjalma Moreira
- 02-gates-i (1).pdfUploaded byJolly Rose Gonzales
- Study of Power Consumption for High-PerformanceUploaded byTinyVT

- Sheet 6.pdfUploaded byMajid Helmy
- Sheet 3_ SolutionUploaded byMajid Helmy
- Sheet 2 SolutionUploaded byMajid Helmy
- Layout TutUploaded bySrinivas Cheruku
- its just a testing documentUploaded byMajid Helmy
- drcUploaded bydharma_panga8217
- Virtuoso Tut 1Uploaded byHitha Gangatkar
- 14ELEC17H.pdfUploaded byMajid Helmy
- Lecture 1.pdfUploaded byMajid Helmy
- Sheet 6 Solution.pdfUploaded byMajid Helmy
- Lecture 09 and 10 new.pdfUploaded byMajid Helmy
- InClass resit solutions (1).pdfUploaded byMajid Helmy
- FINAL CW Brief _ VLSI-- 2015-2016.pdfUploaded byMajid Helmy
- Inclass-Test-Draft-Solutions (1).pdfUploaded byMajid Helmy
- Lecture #2 (Standards) S2-2014-2015Uploaded byMajid Helmy
- Technical Report (Standards)Uploaded byMajid Helmy
- Lecture #1 (Standards) S2-2014-2015Uploaded byMajid Helmy
- Appendix (History)(Standards)Uploaded byMajid Helmy
- 14ELEC07I (EC-standards) S2Uploaded byMajid Helmy
- Four Codes of EthicsUploaded byMajid Helmy
- To Departments 12 11 2014 Database S1 2014-2015Uploaded byMajid Helmy
- RapUploaded byMajid Helmy
- 00981E2213003Uploaded bysid14x

- Accumate ManualUploaded byAnonymous cxPyo1
- Grandland X-price GuideUploaded bykarabas
- FS_CellD_125_enUploaded byKorir Joseph
- Excavator Hitachi ZX330Uploaded byIwan Husdiantama
- Mouser CircuitsectionUploaded byalltheloveintheworld
- Manual Skit Deb 1.8 Facelift v2 EngUploaded bySimonaMauna
- GSM Based Lighting Control System Using MicrocontrollerUploaded bymsuan
- Catálogo Transmision Manual - DeTROIT DIESELUploaded byEnriqueArzabeA
- DV-454-KUploaded bykumbrov
- DM9000 Application Notes V100Uploaded byww
- JRX58T3H6e1Uploaded byXenjo
- PowerMust 1000 USB P – MustekUploaded byByronda Ducash
- Classification of SubUploaded byjohn_abad_7
- 12 Volt Unipolar Stepper MotorUploaded byprakashchittora6421
- The Current TransformerUploaded byJohn Brix Balisteros
- Craftsman Miter Saw ManualUploaded byJuan
- PSB-009.pdfUploaded byGade Jy
- Television HistoryUploaded byJaider Mercado López
- ps2-SCPH-79001Uploaded byjuuli26
- Excel Building SupervisorUploaded byNous Tempa
- dc-ts750_smUploaded byMilee Kitićć
- SMDUploaded byGeorge Urdea
- WIRELESS POWER - Minimizes Interconnection ProblemsUploaded bymegustalazorra
- EMBEDDED SYSTEM OF SHIBU K VUploaded byshahebgoudahalladamani
- 8565Uploaded bymmkatta
- Qtn 2336 - 3 Way L PortUploaded byshahkunal11
- LVDS to Vga ConverterUploaded byMark Morley
- Sony DSR-300A Operation ManualUploaded bysonytecho
- Permanent Magnet MotorUploaded byGerardo Bautista
- ElectroMechanical ActuatorsUploaded bysoenge