- Awesome
- 2-Lecture Notes Lesson2 7
- Logical Structures
- Homework 1
- Phy4302(Chapter 2)
- karel ch 5 .ppt
- 104_2011_3_b
- Ter Nary Logic Chained Wl
- Code Generation
- L01-CombinationalALUPrint
- mql4 manual.pdf
- simocode-dp_handleiding_1403974.pdf
- Java Notes - Unit 2 ( Operators)
- Bab 3
- Logic to Ladder Diagram
- Syllabus_DBMS
- logic_gates.ppt
- LO1
- ARM Processor Organization - Presentation
- Sol Home 333
- Part9-InstructionEncoding
- Advanced Com Arc May June 08
- CSCE614-2012a-HW3
- KIRAN
- New Microsoft Office Word Document (3)
- Intro to Logic for Proofs
- 2-Introduction to ARM Architecture
- Assingment 2
- 1.+Instruction+Set+of+8088
- lo
- Accounting
- Book Report 2
- Hotel Reservations..Example Queries
- 8086 Instruction
- Swot Analysis
- Logical Instructions
- Flowchart Symbols
- hahhahahaha
- 101+ Problem Solving
- Flowchart Symbols
- Profe Th
- Advanced Database #1
- ismo
- jvgjhfjkgk
- EL FILI 1st.docx
- el fili 2nd
- Electronegativity
- Bertel s Mann Reeves 98
- Daan ng Pananakop
- Ang Panayam
- Renaissance
- Modyul 10
- 12. Thiebaud_2
- Bertel s Mann Reeves 98
- Full Text
- Ang Paglalayag
- 12. Thiebaud
- Effects of Technology on Learning
- FILI 1st

**- Manipulates individual bits of data logically.
**

- 0 is to false and 1 is to true.

- SF, ZF and PF depend on the result.

- CF and OF

are equal to 0.

NOT Truth Table Values

- AF is

undefined.

Operan

Result

d

I.

NOT

1

0

The

NOT instruction implements the bitwise

0

1

NOT operation.

NOT operation reverses the bits in an operand.

Syntax:

NOT Operand

Given:

DL[25H]

RESULT[DAH]

DL =

FLAGS: SF = 1; ZF =

= 0;

II.

**AND Truth Table Values
**

A

B

Result

1

1

1

0

0

1

0

1

0

0

1

1

0

1

0

1

0

0

0

0

Example:

NOT DL

DH = 2525H;

0

1

0

1

1

0

1

0

DAH;

0; PF = 1; AF = undefined; CF = 0; OF

AND

The AND instruction implements the bitwise AND operation.

Performs Logical Multiplication.

Logically AND the source and the destination operands and stores the result in

the destination operand.

If the matching bits from both the operands are 1 return 1, otherwise it returns 0.

Syntax:

AND D, S

Example:

AND BL, DL

Given: BH = 1015H; DH = 2525H;

BL[15H]

0

0

0

1

0

DL[25H]

0

0

1

0

0

RESULT[05H]

0

0

0

0

0

BL = 05H;

FLAGS: SF = 0; ZF = 0; PF = 1; AF = undefined; CF = 0; OF = 0;

III.

OR

1

1

1

0

0

0

1

1

1

BL[15H] DL[25H] RESULT[35H] BL = FLAGS: SF = 0. FLAGS: SF = 0. Logically XOR the source and the destination operands and stores the result in the destination operand. OF = 0. AF = undefined. ZF = = 0. XOR [D]. otherwise return 0. It is also called as Inclusive-OR The OR instruction implements the bitwise OR operation. 1 0 1 If the matching bits from either or both operands are 1 0 1 1 0 0 0 return 1. DH = 2525H. AF = undefined. Syntax: 0 0 0 XOR Truth Table Values 1 A 0 B0 Result 1 0 11 00 0 1 1 0 11 0 1 1 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 35H. 0. OF XOR It is also called as Exclusive-OR The XOR instruction implements the bitwise XOR operation. V. [Data] Example: XOR BL. Performs Logical Addition. If and only if the bits from the operands are different return 1. DH = 2525H. PF = 0. CF = 0. DL Given: BH = 1015H. PF = 1. DL Given: BH = 1015H. XOR Truth Table Values A B Result Logically OR the source and the destination operands and stores the result 1 1 1 in the destination operand. TEST 1 1 0 0 0 0 1 1 0 . IV. ZF = 0. otherwise it returns 0. [Data] Example: OR BL. CF = 0. BL[15H] 0 0 0 1 0 DL[25H] 0 0 1 0 0 RESULT[30H] 0 0 1 1 0 BL = 30H. Syntax: OR [D].

0 0 0 0 1 0 0 0 0 OTHERS 1. PF = 0. Syntax: NEG DL Given: DH = AAAAH. DH = AAAAH. 0 0 0 0 0 0 0 0 0 DL[AAH] 1 0 1 0 1 0 1 0 RESULT[36H][-170] 1 0 1 0 1 0 1 1 0 sign bit . Syntax: TEST [D]. [Data] Example: TEST BL. ZF = 1. NEG (Negate) It converts the specified operand to its 2's compliment equivalent and the result returned to the reversing the sign of an integer. VI. DL Given: BH = 1510H. CF = 0. OF = 0. Logically AND the source and the destination operands and discarded the result but the values of status flags are updated. BL[10H] 0 0 0 1 0 DL[AAH] 1 0 1 0 1 RESULT[00H] 0 0 0 0 0 BL = 10H FLAGS: SF = 0. AF = undefined.

http://www.tutorialspoint.slideshare. https://www.google.edu.pdf&usg=AFQjCNHjBGtE9KcSHTt6uHxE36BlzTMoQw&cad=rja .sa %2Ffiledownload%2Fdoc-7-pdf-f9827b6430547fd3f2c94fabf299fb97original.net/HassnainJamil/logic-instructions-in-assemblylanguage-x8086 4.html 2.htm 3.psau.com/assembly_programming/assembly_logical_instructi ons.blogspot.REFERENCES: 1. http://8086pro.com.ph/url? sa=t&rct=j&q=&esrc=s&source=web&cd=4&ved=0ahUKEwiRnuKi5dvKAhUD mpQKHfD9AiIQFgguMAM&url=https%3A%2F%2Ffaculty.com/2010/08/logical-instructions. http://www.

- AwesomeUploaded byshivam1011
- 2-Lecture Notes Lesson2 7Uploaded bykstu1112
- Logical StructuresUploaded byKim Francis Corros
- Homework 1Uploaded byprofessorbell
- Phy4302(Chapter 2)Uploaded byNuraddeen Magaji
- karel ch 5 .pptUploaded by1dulles
- 104_2011_3_bUploaded byRian
- Ter Nary Logic Chained WlUploaded byArkadip Ghosh
- Code GenerationUploaded bysalemabu9
- L01-CombinationalALUPrintUploaded bySantaseel Chakraborty
- mql4 manual.pdfUploaded byflathon
- simocode-dp_handleiding_1403974.pdfUploaded byAssem Saffarini
- Java Notes - Unit 2 ( Operators)Uploaded byPrankur Raj
- Bab 3Uploaded byNurulhuda Mohd Jaaffar
- Logic to Ladder DiagramUploaded bymitsukeruvalere
- Syllabus_DBMSUploaded byGanit Vidyarthi
- logic_gates.pptUploaded byKhiel Radjsheer Agana
- LO1Uploaded bylksoo
- ARM Processor Organization - PresentationUploaded byshereenkhan120
- Sol Home 333Uploaded byarpana
- Part9-InstructionEncodingUploaded byMafuzal Hoque
- Advanced Com Arc May June 08Uploaded byReddy Shekar
- CSCE614-2012a-HW3Uploaded bychuck4301
- KIRANUploaded by9738107506
- New Microsoft Office Word Document (3)Uploaded bySunilKumar
- Intro to Logic for ProofsUploaded byBillyBishop001
- 2-Introduction to ARM ArchitectureUploaded byBasit Ahmad
- Assingment 2Uploaded byRizwan_Ali_6773
- 1.+Instruction+Set+of+8088Uploaded byBeny Nurmanda
- loUploaded byUtsav Singhal

- AccountingUploaded byAly Escalante
- Book Report 2Uploaded byAly Escalante
- Hotel Reservations..Example QueriesUploaded byAly Escalante
- 8086 InstructionUploaded byAly Escalante
- Swot AnalysisUploaded byAly Escalante
- Logical InstructionsUploaded byAly Escalante
- Flowchart SymbolsUploaded byAly Escalante
- hahhahahahaUploaded byAly Escalante
- 101+ Problem SolvingUploaded byAly Escalante
- Flowchart SymbolsUploaded byAly Escalante
- Profe ThUploaded byAly Escalante
- Advanced Database #1Uploaded byAly Escalante
- ismoUploaded byAly Escalante
- jvgjhfjkgkUploaded byAly Escalante
- EL FILI 1st.docxUploaded byAly Escalante
- el fili 2ndUploaded byAly Escalante
- ElectronegativityUploaded byAly Escalante
- Bertel s Mann Reeves 98Uploaded byAly Escalante
- Daan ng PananakopUploaded byAly Escalante
- Ang PanayamUploaded byAly Escalante
- RenaissanceUploaded byAly Escalante
- Modyul 10Uploaded byAly Escalante
- 12. Thiebaud_2Uploaded byAly Escalante
- Bertel s Mann Reeves 98Uploaded byAly Escalante
- Full TextUploaded byAly Escalante
- Ang PaglalayagUploaded byAly Escalante
- 12. ThiebaudUploaded byAly Escalante
- Effects of Technology on LearningUploaded byAly Escalante
- FILI 1stUploaded byAly Escalante