You are on page 1of 7

www.andhracolleges.

com The Complete Information About Colleges in Andhra Pradesh

Code No: V3119/R07

Set No. 1

www.andhracolleges.com
1. (a) In order to find the mileage given by a bike we observe how many liters of oil is filled and how many kilometers it drove. The observation is carried for a day, a month and a year. Which of them represents the actual performance of the bike?. Similarly, we wanted to evaluate the performance of a computer. How are you going to do?. What are the performance measures used in general. [6] (b) Represent 32.75 and 18.125 in single precision IEEE 754 representation. [10] 2. (a) Explain about stack organization used in processors. What do you understand by register stack and memory stack? [10] (b) Explain how X=(A+B)/(A-B) is evaluated in a stack based computer. 3. (a) Why do we need subroutine register in a control unit?. Explain. [6] [8] (b) Why do we need some bits of current microinstruction to generate address of the next microinstruction. Support with a live example. [8]

III B.Tech I Semester Regular Examinations, November 2009 COMPUTER ORGANIZATION ( Common to Electronics & Communication Engineering and Electronics & Instrumentation Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks

www.andhracolleges.com
(b) Explain Booth’s logorithm with its theoretical basis. 5. (a) ”In paged segmentation, the reference time increases and fragmentation decreases”, Justify your answer. 6. (a) Explain bit oriented and character oriented protocols in serial communication (b) What are the different issues behind serial communication? Explain. 7. Explain the following with related to the Instruction Pipeline (a) Pipeline conflicts (b) Data dependency (c) Hardware interlocks (d) Operand forwarding (e) Delayed load [8+8] 1 of 2
www.andhracolleges.com

4. (a) Draw a flowchart to explain how addition and subtraction of two fixed point numbers can be done. Also, draw a circuit using full adders for the same. [8] [8]

(b) A Virtual Memory System has an address space of 8K words and a Memory space of 4K words and page and block sizes of 1K words. Determine the number of page faults for the following page replacement algorithms: 1) FIFO 2) LRU if the reference string is as follows: 4,2,0,1,2,6,1,4,0,1,0,2,3,5,7 [8+8]

Seminar Topics - Scholarships - Admission/Entrance Exam Notifications USA-UK-Australia-Germany-France-NewZealand Universities List Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information

www.andhracolleges.com The Complete Information About Colleges in Andhra Pradesh

Code No: V3119/R07 (f) Pre-fetch target instruction (g) Branch target buffer (h) Delayed branch

Set No. 1
[8×2=16]

www.andhracolleges.com
8. (a) What are the different physical forms available to establish an inter-connection network? Give the summary of those. [6] (b) Explain time-shared common bus Organization (c) Explain system bus structure for multiprocessors [5] [5]

www.andhracolleges.com
Seminar Topics - Scholarships - Admission/Entrance Exam Notifications USA-UK-Australia-Germany-France-NewZealand Universities List

2 of 2

www.andhracolleges.com

Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information

www.andhracolleges.com The Complete Information About Colleges in Andhra Pradesh

Code No: V3119/R07

Set No. 2

www.andhracolleges.com
1. (a) Explain with an example IEEE 754 single precision floating point representation . [8] (b) Explain about time shared bus arbitration and its disadvantages. [8] 2. . Design a circuit to increment, decrement, complement and clear a 4 bit register using RS flip-flops. Explain the control logic. [16] 3. (a) Why do we need subroutine register in a control unit?. Explain. (b) Explain nanoinstructions and nanometry. Why do we them?. [8] [8] 4. (a) What is the use of fast multiplication circuits. Write about array multipliers. [8] (b) Explain booths algorithm with its theoretical basis 5. (a) Explain how the Bit Cells are organized in a Memory Chip. (b) Explain the organization of a 1K x 1 Memory with a neat sketch‘ [8] [8] [8]

III B.Tech I Semester Regular Examinations, November 2009 COMPUTER ORGANIZATION ( Common to Electronics & Communication Engineering and Electronics & Instrumentation Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks

www.andhracolleges.com
6. What are the different kinds of I/O Communication techniques? What are the relative advantages and disadvantages? Compare and contrast all techniques. [16] [8] 7. (a) What is pipeline? Explain. (b) Explain arithmetic pipeline. [8] 8. Write short notes on the following (a) Time-shared common bus organization (b) Multiport memory organization (c) System bus structure for multiprocessors [6] [5] [5] 1 of 1
www.andhracolleges.com

Seminar Topics - Scholarships - Admission/Entrance Exam Notifications USA-UK-Australia-Germany-France-NewZealand Universities List Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information

www.andhracolleges.com The Complete Information About Colleges in Andhra Pradesh

Code No: V3119/R07

Set No. 3

www.andhracolleges.com
1. Distinguish between error detection and correction codes. What do you understand by odd parity and even parity?. What is odd function and even function?. To calculate odd and even parity values which functions can be used? Calculate Odd and even parity values for all hexadecimal digits 0-9 and A-F. [16] 2. A 4-bit register and four half adder units are given. Design a circuit to increment and decrement the content of the register. Assume unsigned numbers are available in the register. Assume the register is made of JK flip-flops. Mention clearly control logic. [16] 3. (a) What is a pipeline register. What is the use of it?. Explain in detail. [8] (b) Why do we need some bits of current microinstruction to generate address of the next microinstruction. Support with a live example. [8] 4. (a) What is the use of fast multiplication circuits. Write about array multipliers. [8] (b) Explain booths algorithm with its theoretical basis [8]

III B.Tech I Semester Regular Examinations, November 2009 COMPUTER ORGANIZATION ( Common to Electronics & Communication Engineering and Electronics & Instrumentation Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks

www.andhracolleges.com
i. Formulate the information required to construct cache Memory ii. What is the size of cache Memory. [8] i. What is the average access time of the system considering only read cycles? ii. What is the average access time of the system considering both read and write cycles? [8] 6. (a) What is Direct Memory Access? Explain the working of DMA. (b) What are the different kinds of DMA transfers? Explain. (c) What are the advantages of using DMA transfers? 7. Explain the following with related to the Instruction Pipeline 1 of 2
www.andhracolleges.com

5. (a) A two-way set associative cache memory uses blocks of 4 words. The cache can accommodate a total of 2048 words from main memory. The main memory size is 124K x 32

(b) The access time of cache memory is 100ns and that of main memory is 1000ns. It is estimated that 80% of memory requests are for read and the remaining 20% for write. The hit ratio for read access only is 0.9. A write through procedure is used.

[8+4+4]

Seminar Topics - Scholarships - Admission/Entrance Exam Notifications USA-UK-Australia-Germany-France-NewZealand Universities List

Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information

www.andhracolleges.com The Complete Information About Colleges in Andhra Pradesh

Code No: V3119/R07 (a) Pipeline conflicts (b) Data dependency (c) Hardware interlocks

Set No. 3

www.andhracolleges.com
(d) Operand forwarding (e) Delayed load (f) Pre-fetch target instruction (g) Branch target buffer (h) Delayed branch [8×2=16] 8. What is cache coherence and why is it important in shared memory multiprocessor systems? How can the problem be solved with a snoopy cache controller? [16]

www.andhracolleges.com
Seminar Topics - Scholarships - Admission/Entrance Exam Notifications USA-UK-Australia-Germany-France-NewZealand Universities List

2 of 2

www.andhracolleges.com

Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information

www.andhracolleges.com The Complete Information About Colleges in Andhra Pradesh

Code No: V3119/R07

Set No. 4

www.andhracolleges.com
1. (a) In order to find the mileage given by a bike we observe how many liters of oil is filled and how many kilometers it drove. The observation is carried for a day, a month and a year. Which of them represents the actual performance of the bike?. Similarly, we wanted to evaluate the performance of a computer. How are you going to do?. What are the performance measures used in general. [6] (b) Represent 32.75 and 18.125 in single precision IEEE 754 representation. [10] 2. (a) Explain about stack organization used in processors. What do you understand by register stack and memory stack? [10] (b) Explain how X=(A+B)/(A-B) is evaluated in a stack based computer. 3. (a) Support or oppose the statement ? the control unit is a firmware?. [6] [8]

III B.Tech I Semester Regular Examinations, November 2009 COMPUTER ORGANIZATION ( Common to Electronics & Communication Engineering and Electronics & Instrumentation Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks

www.andhracolleges.com
(b) What is overflow and underflow. What is the reason?. If the computer is considered as infinite system do we still have these problems?. [8] 5. (a) A computer uses RAM chips of 1024 x 1 capacity. i. How many chips are needed and how should their address lines be connected to provide a memory capacity of 1024 bytes. ii. How many chips are needed to provide a memory capacity of 16K bytes (b) An address space is specified by 24 bits and the corresponding memory space by 16 bits [6] i. How many words are there in the address space ii. How many words are there in the memory space 6. What are the different kinds of I/O Communication techniques? What are the relative advantages and disadvantages? Compare and contrast all techniques. [16] 1 of 2
www.andhracolleges.com

(b) Support or oppose the statement ?If we want to add a new machine language instruction to a processors instruction set, simply write a C program and compile and store the resultant code in control memory?. [8]

4. (a) How many bits are needed to store the result addition, subtraction, multiplication and division of two n-bit unsigned numbers. Prove. [8]

[10]

7. Explain three segment instruction pipeline. Show the timing diagram and show the timing diagram with data conflict. [16]
Seminar Topics - Scholarships - Admission/Entrance Exam Notifications USA-UK-Australia-Germany-France-NewZealand Universities List Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information

www.andhracolleges.com The Complete Information About Colleges in Andhra Pradesh

Code No: V3119/R07

Set No. 4

8. What is cache coherence? Explain different solutions to the cache coherence problem. [16]

www.andhracolleges.com www.andhracolleges.com
Seminar Topics - Scholarships - Admission/Entrance Exam Notifications USA-UK-Australia-Germany-France-NewZealand Universities List

2 of 2

www.andhracolleges.com

Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information