www.gateforum.com
1.1
at
be
(b) e at + e bt
bt
(d) ae
at
+ be
+
bt
V(t)
eat
1H
ebt
1.2
2V 
0V
+
1V
(b) 4 V
(c) 6V
(d) 16 V
E=?
+
+
4V
V1
1.3
s+2
s2 + 1
Given that L = f ( t ) = 2
, L f ( t ) =
, h (t ) =
( s + 3) ( s + 2)
s +1
5V
10V
f ( ) g (t ) d .
0
L h ( t ) is
(a)
s2 + 1
s+3
(b)
(c)
s2 + 1
s+2
+ 2
s
+
3
s
+
2
(
)(
) s +1
1
s+3
VCC
1.4
(b) infinite
Vin2
(c) indeterminate
(d)
Vin1 + Vin2
2VT
IEE
VEE
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
1.5
+15V
(b) 2 V
+1V
(c) +1 V
Vo
+
R
(d) +15 V
15V
R
1.6
1.7
1.8
An amplifier with resistive negative feedback has two left halfplane poles in its
openloop transfer function. The amplifier
(a) will always be unstable at high frequencies
(b) will be stable for all frequencies
(c) may be unstable, depending on the feedback factor
(d) will oscillate at low frequencies
1.9
V1 sint
(V1 V2 ) sin t
(V1 + V2 ) sin t
(V1 + V2 ) sin t
V2 sint
R2
R1
1.10
Vo
Vo
R
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
1.11
vo will be
Vo
1.12
Vo
1.13
B f
(b) Ae Bf
(c) A + B f
(d) Ae Bf
y ( t ) = tx ( t ) . This system is
1.14
(a) Ac m ( t )
(c)
1.15
(b) 20 s
(c) 40 s
(d) 50 s
1.17
1.16
(d) Ac 1 + K a m ( t )
Ac 1 + K a m ( t )
(b) 4
(c) 5
(d) 13
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
1.18
(b) 5
(c) 15
(d) 16
1.19. For the logic circuit shown in Fig.P1.19, the required input condition (A,B,C) to
make the output (X)=1 is
A
(a) 1, 0, 1
(b) 0, 0, 1
(c) 1, 1, 1
(d) 0, 1, 1
1.20. In the 8085 microprocessor, the RST6 instruction transfers the program
execution to the following location
(a) 30 H
(b) 24 H
(c) 48 H
(d) 60 H
(b) 50
(c) 75
(d) 100
1.22. A TEM wave is incident normally upon a perfect conductor. The E and H fields at
the boundary will be, respectively.
(a) minimum and minimum
100
to
50
, then its
1.25
RS
Vo
C1
L2
~ VS
RL
C2
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
2.
2.1
2.2.
2 1 0
0 3 0
The eigen values of the matrix
0 0 2
0 0 1
0
are
0
(a) 2, 2, 1, 1
(b) 2, 3, 2, 4
(c) 2, 3, 1, 4
R2
R2
(b) 2A
R1
(c) 4A
(d) +4A
R3
R1
R4
I=?
2A
10V
R3
R4
20V
+
2.3.
(b) 1V
(c) 1V
2
+
4V
vo
2V
A linear time invariant system has an impulse response e2t , t > 0 . If the initial
conditions are zero and the input is e3t , the output for t > 0 is
(a) e3t e2t
(b) e5t
2.5.
RC
10k
IC
5k
(c) 5 mA
430
(d) 10 mA
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
2.6.
(a) 0V
(b) 5 mV
(c) +15 V or 15 V
(d) +50 V or 50 V
2.7.
Vo
15V
For the logic circuit shown in Fig.P2.7, the simplified Boolean expression for the
output Y is
A
B
(a) A+B+C
(b) A
(c) B
(d) C
2.8.
1K
+15V
2R
2R
R
2R
2R
2R
2.9.
15V
1V
1V
(a) 10 V
Vo
(b) 5 V
(c) 4 V
(d) 8 V
A sequential circuit using D flipflop and logic gates is shown in Fig.P2.9, where X
and Y are the inputs and Z is the output. The circuit is
D
CLK
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
2.10. The contents of Register (B) and Accumulator (A) of 8085 microprocessor are
49H and 3AH respectively. The contents of A and the status of carry flag (CY) and
sign flag (S) after executing SUB B instructions are
(a) A = F1, CY = 1, S =1
(b) A = 0F, CY = 1, S =1
(c) A = F0, CY = 0, S =0
(d) A = 1F, CY = 1, S =1
2.11. In Fig.P2.11, the J and K inputs of all the four FlipFlops are made high. The
frequency of the signal at output Y is
CLK
F=10kHz
Q
CLK
CLR
CLK
CLK
K
CLR
CLR
CLR
2.12. One period (0,T) each of two periodic waveforms, W1 and W2 are shown in
Fig.P2.12. The magnitudes of the nth Fourier series coefficients of W1 and W2, for
n 1, n odd, are respectively proportional to
(a)
n3 and n2
W2
W1
(b) n2 and n3
T/2
(c)
and n
(d) n4 and n2
T/2
1
1
2.13. Let u(t) be the step function. Which of the waveforms in Fig.P2.13(a) (d)
corresponds to the convolution of u(t) u(t 1) with u(t) u(t 2)?
(a)
(b)
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
(c)
(d)
1.5
2.14. In Fig.P2.14, the steady state output voltage corresponding to the input voltage 3
+ 4 sin 100t V is
(a) 3 +
sin 100t V
4
2
1K
input
(c)
10F
output
3
4
+
sin 100t + V
2
4
2
2.15. In a digital communication system employing Frequency Shift Keying (FSK), the
0 and 1 bit are represented by sine waves of 10 KHz and 25 KHz respectively.
These waveforms will be orthogonal for a bit interval of
(a) 45 sec
(c) 50 sec
2.16. A message m(t) bandlimited to the frequency fm has a power of Pm. The power
of the output signal in the Fig.P2.16 is
(a)
Pm cos
2
P
(b) m
4
(multiply)
m(t)cosot
P sin2
(c) m
4
(d)
Pm cos2
4
Output signal
(o>2fm)
cos(ot+)
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
2.18. A system has a phase response given by (), where is the angular frequency.
The phase delay and group delay at = o are respectively given by
(a)
(c)
( o )
d ( )
,
o
d
d ( )
o
,
( o )
d
(b) (o ) ,
= o
d 2 (o )
(d) o (o ) ,
= o
d 2
= o
( ) d
H (s) =
1
3
s + s + ks + 3
(b)
1.5
(c) 2
(d)
2.22. For an 8 feet (2.4 m) parabolic disk antenna operating at 4 GHz, the minimum
distance required for far field measurement is closest to
(a) 7.5 cm
(b) 15 cm
(c) 15 m
(d) 150 m
2.23. A rectangular wave guide has dimensions 1 cm 0.5 cm. Its cutoff frequency is
(a) 2 dB
(b) 5 dB
(c) 8 dB
(d) 12 dB
2.24. A rectangular wave guide has dimensions 1 cm 0.5 cm. Its cutoff frequency is
(a) 5 GHz
(b) 10 GHz
(c) 15 GHz
(d) 20 GHz
2.25. Two coaxial cables 1 and 2 are filled with different dielectric constants
r1 and r 2 respectively. The ratio of the wavelengths in the two cables, 1 is
2
(a)
r1
r 2
(b)
r 2
r1
(c)
r1
r2
(d)
r2
r1
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
a
+
VC
2F
4V
i(t)
Fig.P3
4.
2
+
4F
Vi(t)
iL
2 VC
iR
5.
For the circuit in Fig.P5, write the state equations using vc and iL as state
variables.
VC
+
VC

6.
1
2
2H
1F
v
iL
Output
voltage
N
Fig.P6
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
7.
For the linear, time invariant system whose block diagram is shown in Fig.P7(a),
with input x(t) and output y(t),
(a) Find the transfer function.
(b) For the step response of the system [i.e. find y(t) when x(t) is a unit step
function and the initial conditions are zero]
(c) Find y(t), if x(t) is as shown in Fig.P7(b), and the initial conditions are zero.
x(t)
x(t)
y(t)
1
3
1
Fig.P7(a)
8.
t
2
Fig.P7(b)
A certain linear, timeinvariant system has the state and output representation
shown below:
x&1 2 1 x1 1
=
+ u
x& 2 0 3 x2 0
x
y = (1 1) 1
x2
(a) Find the eigen values (natural frequencies) of the system.
(b) If u(t) = (t) and x1 ( 0+ ) = x2 ( 0+ ) = 0, find x1 ( t ) , x2 ( t ) and y ( t ) , for t > 0.
(c) When the input is zero, choose initial conditions
+
Input
G
s ( s + 5)
Output
(VS)
(G>0)
Step response
Vo(t)
t
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
10.
(a) For Fig.P10(a), Plot vo under steady state conditions, with and without C.
Assume that the diode is ideal.
(b) Design a circuit using two ideal diodes, one resistor and two voltage sources
that would convert the input voltage of Fig.P10(b) to the output voltage of
Fig.P10(c). The resistor value need not be specified.
Vi
vi
vo
C
Fig.P10(a)
Vi
Vi
10V
0
5V
5V
10V
Fig.P10(b)
11.
Fig.P10(c)
Fig.P11,
T
= 26mV , = 100, VCC = 15V
q
VCC
s = 0.01 sin ( t ) V and Cb = Ce = 10 F .
IC = 1.3mA, RC = 2k , RE = 500, VT =
o
?
s
RC
R1
IC
Cb
VS
12.
Vo
R2
RE
CE
For a feedback amplifier, the open loop transfer function has three poles at 100k
rad/s, 1 M rad/s and 10 M rad/s. The low frequency open loop gain is 1000 and
the feedback factor () is 1. Use Bode plots to determine the phase margin of the
amplifier. Is the amplifier stable?
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
13.
RC
R1
Vo
Rs
R2
CB
14.
RE
Cs
Vs
trigger pulse p
5V
0
V01
Vin
V0
VR
P
t
R
15.
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
voltage drop across it is 1V. Assume that P can source or sink 10 mA and a 5
V supply is available.
z
z
x y
P
x y
Logic
x y
Circuit
x y
16.
( )
the two bits (A, B) and carry from the previous stage C p . The truth table
should be in the ascending order of (A,B, C p ), i.e. (000,001,010,etc.).
(b) Implement S and CN using 8to1 multiplexers.
17.
(a) The program and machine code for an 8085 microprocessor are given by
3E
MVI
A
C3
C3
00
NOP
80
ADD
B
3D
DEC
A
C2
JNZ
800A
0A
80
C3
JMP
800C
0C
80
D3
OUT
10
10
76
HLT
The starting address of the above program is 7FFF H. What would happen if
it is executed from 8000 H?
(b) For the instructions given below, how many memory operations (read/write)
are performed during the execution in an 8085 P?
(c) Write an instruction which takes the minimum possible time to clear the
accumulator of the 8085.
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
18.
the form p ( t ) =
C ex
n
n =
jn2 t
x(f) 1
x(t)
xS(t)
0
Ideal band
pass filter
4KHz
p(t)
f in KHz
Fig.P18(a)
y(t)
Fig.P18(b)
T
2T
3T
Time
1
= 10KHz T
T
Fig.P18(c)
19.
Zero mean white Gaussian noise with a twosided power spectral density of 4
W/Khz is passed through an ideal lowpass filter with a cutoff frequency of 2 KHz
and a pass band gain of 1, to produce the noise output n(t).
(a) Obtain the total power in n(t).
(b) Find the autocorrelation function E[n(t)n(t+) of the noise n(t) as a function
of .
(c) Two noise samples are taken at times t1 and t2. Find the spacing t1 t2 so
that the product n ( t1 ) n ( t2 ) has the most negative expected value and obtain
this most negative expected value.
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EC  2000
www.gateforum.com
20.
j 4 x kt )
V m in free space.
Given E = 10e (
y
The three regions shown in Fig.P21 are all lossless and nonmagnetic. Find
(a) Wave impedance in mediums 2 and 3.
( ) and
Medium 1
r1=1
Medium 2
r2=5
Medium 3
r3=9
Incident Team
Wave (f=1GHz)
d
22.
L
Zin
ZL
Join All India Mock GATE Classroom Test Series  2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum