- g3
- 27 Level Converter
- 01353345
- IJETR021651
- Cascaded Multilevel Inverter with PWM Control Method
- Fast SImulation PWM Inverter Matlab
- 72342
- Exp 11 Single Phase Inverter Part I
- Din 2
- elo22
- Researchpaper Analysis and Simulation of Three Phase Sinusoidal PWM Inverter
- Open Loop Control of Three Level Space Vector Pulse Width Modulation of Neutral Clamped Multilevel Inverter Fed Induction Motor
- 00959679
- (www.entrance-exam.net)-Mumbai University BE in Electronics Engg 7th Sem Power Electronics and Drives Sample Paper 3.pdf
- 04776501.pdf
- AFD VFD Medium Voltage SC9000.DOC
- Direct AC Control of grid using Series Stacking Arrangement of C-buck and C-boost Cells
- emlih
- Syllabus Final ME Syllabus
- Fault_analysis_by_space_vectors
- Syllabus v Sem
- 19700009681_1970009681
- PowerAN3000.pdf
- IJETR021709
- 2003_ONR_Corzine_Operation and Design of Multilevel Inverters
- matlaB
- Eh 35754760
- Single Phase to Three Phase MOSFET based Inverter
- IEEE 2011 - 2012 Power Electronics & Drives,Electrical,EEE,Inverter,Matrix Inverter,Multilevel Inverter,Renewable Energy Sources,Wind,Solar,Matlab Simulation,Power Electronics Hardware B.e,me,M.tech,B.tech,Final Year IEEE Projects 2011 - 12
- 10.1109@ICPEICES.2016.7853184
- Image Retrieval Using Multi-Feature and Genetic Algorithm.doc
- Contents 4
- 004.doc
- 0591704 ieee
- Multi-Feature and Genetic Algorithm
- Input and Output Design
- VTVL12 error with
- VTVL13 with error
- losjq jfhjhk.docx
- 5and 6
- VT08
- Main Paper
- anu ppts
- Final Wifi 2
- VTVL11 code ed
- Johasn1597
- 3RD
- ch7
- Bibliography & Abbreviations
- Hardware and Software Specification
- zigbee technology.doc
- Speaker
- Module Description
- Wireless Transmitter Module Tx1
- System Design
- Zigbee Technology
- Full Abstract
- Help_File
- Uln Driver

&

Energy

**Performance of Three Phase II-level Inverter with
**

reduced number of switches using different PWM

Techniques

Rahul Nair,

Mahalakshmi R,

Dr. Sindhu Thampatty K.c.,

M.Tech student,

Assistant Professor,

Professor,

Department of Electrical Engg,

Department of Electrical Engg,

Department of Electrical Engg,

Amrita Vishwa Vidyapeetham,

Amrita Vishwa Vidyapeetham,

Amrita Vishwa Vidyapeetham,

Bangalore, India- 560 035.

Bangalore, India- 560 035.

Coimbatore, India- 641112.

Email:rahulnairmails@gmail.com

**Abstract-As compared to conventional inverter topologies like
**

diode clamped and capacitor clamped inverters, the cascaded

multilevel

inverter

has

lesser

harmonics

as

well

as

lower

**switching stress. The cascaded topology has more number of
**

power switches leading to greater heat losses, larger size, higher

cost and more gate drive circuitry. The proposed configuration

contains less number of switches and produces lesser harmonics

in the output voltage than the cascaded topology. A comparison

between four different types of pulse width modulation (PWM)

techniques,

namely,

disposition

(APD),

In-phase

Carrier

disposition

Overlap

(IPD),

(CO)

and

Anti-phase

Variable

**Frequency (VF) PWM methods, has been done. The results have
**

been verified through simulation study in MATLAB/Simulink in

order to select the best PWM method that provides minimum

THD in the output voltage. An LC filter has been designed to

improve the harmonic profile.

Keywords: Multilevel inverter, PWM technique, total harmonic

distortion, LCfilter.

I.

INTRODUCTION

**Power electronic devices play a major role in the
**

conversion and control of electric power, especially to extract

power from renewable energy sources like photovoltaic array

and wind energy [1]. Conversion of DC to AC power can be

done with the help of inverters (single phase or three phases).

Conventional bipolar inverters produce alternating staircase

waveforms with higher harmonics. Thus, the multilevel

inverters (MLI) were developed [2]. This paper provides a

new three phase configuration to produce the II-level output

with less total harmonic distortion (THD) in its output voltage.

IPD, APD, CO and VF PWM techniques were used to produce

978-1-4799-8280-6/15/$31.00 ©2015 IEEE

switching pulses[3].

The cascaded H-bridge (CHB) configuration has

lesser number of components as compared to the conventional

diode clamped or capacitor clamped inverters [4]. It contains

single phase inverters connected in series with separate DC

sources that can be derived from renewable energy sources

like solar PV cell, bio fuel cell or wind turbine [5]. Each single

phase inverter produces two DC voltage levels. Bridges with

separate DC sources are cascaded to each other for more DC

levels. The switches operate at fundamental frequency of

50Hz.

The diode clamped MLI has 20 switches, 90 diodes

and 10 main DC-bus capacitors per phase to produce an 11level staircase as the output voltage. The capacitor clamped

MLI uses 20 switches, 45 clamping capacitors and 10 main

DC-bus capacitors per phase whereas the cascaded H-bridge

inverter uses only 24 switches per phase to produce the same

output [6-7]. This paper describes a single phase inverter

configuration with eight switches and three DC sources. A

three phase multilevel inverter is obtained by interconnecting

three single phase inverters to a star connected pure resistive

load with a common earth point. Therefore, this circuit offers

lesser gate control circuitry, lesser cost, lesser heating, more

ease of installation and lesser electromagnetic interference.

Table.I shows the comparison of the number of components

between different topologies. The performance of the inverter

using IPD, APD, CO and VF PWM methods is shown [8]. A

passive series LC filter is designed to produce a sine wave

from the staircase inverter output. The purpose of the output

LC filter is attenuating voltage ripples due to the inverter

switching [9].

375

The series combination among the three DC sources Vdc.I NUMBER OF COMPONENTS PER PHASE FOR DIFFERENT II-LEVEL INVERTER TOPOLOGIES Sf. PROPOSED TOPOLOGY AND ITS OPERATION The proposed inverter configuration has eight switches and three DC sources per phase as shown in Fig. In each mode.2 SWITCHING STATES IN II-LEVEL INVERTER SI S2 S3 S4 SIB S2B S3B S4B +SVde I 0 I 0 0 I 0 I +4 Vde 0 0 I 0 I I 0 I +3 Vile I 0 I I 0 I 0 0 +2 Vile 0 0 I I I I 0 0 + Vde I 0 0 0 0 I I I 0 0 0 0 0 I I I I . 2Vdc and 2Vdc can be used to produce eleven DC levels at the inverter output in a single cycle. Proposed configuration for single phase inverter operation 978-1-4 799-8280-6/15/$3l. TABLE. I Diode Clamped 20 Number of conducting switches per phase 4 2 Capacitor Clamped 20 4 3 Cascaded HBridge Eight switch type 24 14 8 4 4 Configuration Number of switches per phase = = Fig. Section III mentions some modulation schemes available for switching of the inverter.2.00 ©2015 IEEE 376 .Vde 0 I I I I 0 I I -2 Vde I I 0 0 0 0 I I -3 Vile 0 I 0 0 I 0 I I -4 Vile I I 0 I 0 0 I 0 -SVlle 0 I 0 I I 0 I 0 0 I I I I 0 0 0 0 Output II. +Vdc level voltage is obtained by turning on Fig. Simulation Circuit of the proposed inverter Configuration TABLE.l. The simulation results are analysed in section IV. Section II contains the circuit configuration and its modes of operation. Section VI gives the conclusion.2015 IEEE International Conference on Technological Advancements in Power & Energy This paper is organised into many sections. Fig.l. four of the switches operate simultaneously.2 provides the simulation circuit of the proposed single phase circuit in MATLAB. Voltage Fig. The waveform obtained after implementing the series LC filter at the inverter output is analysed in section V.3 shows the conducting switches at different operating states. No.

3.00 ©2015 IEEE Fig. 377 .4. Amplitude modulation index is the ratio of the amplitude of the reference sine wave to the amplitude of the carrier waves. The sinusoidal PWM (SPWM) method has been applied to the power switches. In all the PWM techniques. & Energy (2) The PWM techniques discussed in this paper are In Phase Disposition (lPD) type level shift pulse width modulation (LS-PWM).2. The modulation indices are kept same in all the methods for comparison. (1) 978-1-4 799-8280-6/15/$3l.2015 IEEE International Conference on Technological Advancements in Power the switches Sl.5.9 and the frequency modulation index mr at 200.9 and mf�200. all the DC output voltage levels are obtained as shown in TABLE. Similarly. S2B. Frequency modulation index.4. we must select the most appropriate PWM technique. The carrier signals are compared with the reference sine wave (which is at fundamental frequency) to produce required gate pulses as shown in Fig. They have the same amplitude of 1V and a frequency of 10kHz. A. Carrier Overlap (CO) PWM and Variable Frequency (VF) PWM. in which a reference sinusoidal wave of fundamental frequency is compared to high frequency carrier wave(s). States corresponding to each Output voltage level III. is defmed as the ratio of the frequency of carrier wave to the frequency of the modulating wave. The level shifted carrier signals are compared with a diode bridge rectified reference sine wave which is at fundamental frequency. Fig. MODULA nON SCHEMES To control the frequency and harmonics of the output voltage of the inverter. In order to obtain a three phase inverter. S3B and S4B together. Anti-Phase Disposition (APD) PWM. The amplitude modulation index rna is maintained at 0. the sine wave is phase shifted by 120°. Amplitude modulation index rna and frequency modulation index mr are given by (1) and (2) respectively. as illustrated in Fig. 'N' number of carrier signals are used to obtain 2N+1 voltage levels. Anti-Phase Disposition Level-Shift PWM (APD-LSPWM) Method Each carrier signal is out of phase with neighbouring carrier signals by 180° and have the same amplitude and frequency. Reference Sine wave and Carrier waves for JPD-LSPWM at ma�O. The level. The different levels of the output wave is detected and decoded to produce the pulses required to trigger each switch in the inverter. In-Phase Disposition Level-Shift PWM (IPD-LSPWM) Method The carrier signals are level shifted in this PWM technique. frequency or amplitude of the multiple carrier signals are varied based on the PWM technique. B. The RMS value of the fundamental component of the output voltage and the total harmonic distortion (THD) are observed by using simulation results.

It has significant 11th. The circuit parameters used are: Fig. The lowermost carrier wave has very high frequency.7. ReJerence Sine wave and Carrier waves Jor APD-LSPWM at m a�O. fm= 50Hz. 27th and 29th harmonic values as given by its FFT analysis in Fig. The fundamental value of output voltage is higher and the THD is lesser in the IPD type LS PWM than the APD type.6. 6kHz. 2kHz. 17th. FFT Analysis oJ the harmonic spectrum Jor iPD-LSPWM technique Fig. Af= 5V. 10kHz followed by 8kHz. Star connected resistance load (R = SOn) The three phase output voltage waveform obtained from IPD-LSPWM method is shown in Fig.5V. resulting in less complex circuitry. A comparative study has been made between the RMS values of fundamental value of the output voltage and the total harmonic distortion for a single phase using the Fast Fourier Transform (FFT) block. They are compared with the reference sine wave with fundamental frequency to produce required switching pulses. & Energy SIMULATION RESULTS & DISCUSSION Various PWM techniques are applied to the proposed three phase inverter topology at the same amplitude and frequency modulation indices using MATLAB/ Simulink. 21St.5. Fig. C.8. They are compared to a diode bridge rectified reference sine wave in Fig.9.9 and mJ=200.2015 IEEE International Conference on Technological Advancements in Power IV. The carrier waves are in phase with each other in the IPD type. ReJerence Sine wave and Carrier waves Jor VF-PWM at ma=O. 25th. D. ReJerence Sine wave and Carrier waves Jor CO PWM method at ma=O.S. They are in phase with each other and also overlap each other. all the level-shifted carrier waves have the same amplitude. Output voltage waveJorm Jor three phase II level inverter using iPD LSPWM technique.6 in order to produce the gate pulses.9 and m r200. fc= 10kHz. Variable Frequency PWM (VF-PWM) Method In Fig. 4kHz and the uppermost carrier signal has lowest frequency.00 ©2015 IEEE 378 .9 978-1-4 799-8280-6/15/$3l. Carrier Overlap PWM (CO-PWM) Method This strategy utilizes level shifted carrier waves of the same frequency and amplitude.7. Am= 4. Fig.9. Fig.

21st.15. 37th and 39th harmonic energy. 23rd. FFT Analysis of the harmonic spectrum for CO-PWM technique Fig. Output voltage waveform for three phase 11 level Inverter using VFPWM technique. The FFT of the inverter output voltage in Fig. by using a suitable microcontroller kit. the resultant voltage waveform has very high THD.15. which is not close to the sine wave.10.11.12. resulting in utilization of more analog components and large circuitry. Fig.14. The size and cost of the circuit can be reduced by opting for digital pulse generation. FFT Analysis of the harmonic spectrum for APD-LSPWM technique Fig.2015 IEEE International Conference on Technological Advancements in Power & Energy The output voltage and the FFT analysis for APDLSPWM technique are shown in Fig.51%.00 ©2015 IEEE The performance analysis of the three phase inverter based on the THD of the output voltage is given in Table. 27th ad 29th harmonics are significant. Fig. The spectrum has more 17th. Different carrier frequencies are used in this method. Fig. FFT Analysis of the harmonic spectrum for VF-PWM technique Fig. Hence. 5th.10 and 11 respectively. The output produced by CO-PWM has highest THD of 54. Fig. VF-PWM technique was found to be providing minimum harmonics in the output voltage among the four types. 978-1-4799-8280-6/15/$31.14 from the VF-PWM method is demonstrated in Fig. Output voltage waveform for three phase 11 level Inverter using APDLSPWM technique.13. The THD obtained through this method is only 12. This method produces pulses that overlap each other. The carrier waves have larger amplitudes than other PWM techniques.3.80% and lowest RMS value of fundamental output voltage of 127V among the four methods. 25th. The 3rd.13 provides the FFT analysis of the output voltage of CO-PWM method is shown in Fig 12. The 17th. 7th and 17th harmonics have higher energy. 379 . Output voltage waveform for three phase 11 level Inverter using CO-PWM technique.

. no. Various PWM methods are analyzed and compared. International Conference on Power and Energy. FFT Analysis of the harmonic spectrum for 3 CO.. International Conference on Computation of Power. Lai J.... M. IPEMC. pp. Kaybhosravi A: 'A New Multilevel Inverter Topology with less Power Switches'. Energy.77%. "Analysis on Output LC Filters for PWM Inverters"...76 Fig..16.S. IEEE International Conference on Power Electronics. Ajaykumar R. pp 1-6. This will be the best PWM technique for inverter switching because small inductance can be used in the LC filter placed in series to the inverter output to produce a rectified AC sine wave of low THD of 1. Narayana Swamy K. Sandeep N.No.17 provides the details of the harmonics of the output AC voltage waveform in Fig. Nasri Sulaiman.R. IPDLSPWM APDLSPWM I 2 RMS Value of Fundamental of Output Voltage (in Volts) 136. . 384 . Drives and Energy Systems (PEDES). Fig.49.M. July 2010. REVA Institute of Technology and Management..7. [3] Balamurugan c. "A Survey on Cascaded Multilevel Inverters. IEEE Trans. [4] Mohamed AS. 2013." Industrial Electronics.. Peng F. The three phase inverter is connected to a star connected pure resistance load of son..PWM 127 54. [2] Malinowski. it was found that VF-PWM provides minimum THD of 12.P. OUTPUT AFTER USING AN LC FILTER An L-C filter is connected at the output of the inverter to produce a sinusoidal waveform with reduced THD..'Multilevel inverters: A survey of topologies.. IEEE .77% THD. Tolbert L. Fig. Seung-Ki Sui.A. 2012. VF-PWM technique (with LC filter) 17. 978-1-4799-8280-6/15/$31. controls. Aug.51 V. The inductance value is thus given by: L 2: and L 2: RL-max 3w for single phase 2*RL-max (2 ) p p -1 w for polyphase (3) (4) (where p=number of phases and w=21tf ). The capacitance value of the filter is assumed to be 1 /IF. India. The L and C values are designed to maintain the switching ripple current under the target value. Vidhya V. Power Electronics and Motion Control Conference. "Generic SPWM Technique for Multilevel Inverter. [9] Hyosung Kim. :"A Hybrid Cascaded Multilevel Inverter Application for Renewable Energy Resources Including a Reconfiguration Technique.16.51% in the inverter output voltage. vo1. 2-5 December 2012.57.M. MArnran M. REFERENCES [I] Rodriguez J. From the simulation results.A. Azli N." Electrical and Electronics Dept.Perez." Electrical Engineering and Computer Science. 17-20 May 2009. Radzi :"A New Cascaded Multilevel Inverter Topology with Minimum Number of Conducting Switches. 2002.Gopakumar.3 VRMS (FUNDAMENTAL) AND THD OF OUTPUT VOLTAGE FOR CHOSEN TOPOLOGY FOR DIFFERENT PWM TECHNIQUES PWM Technique SI. 4. 2014.Z. Najafi E.'A New Modified Hybrid H Bridge Multilevel Inverter using less Number of Switches'. Kulkarni P. 2009. K... no. and applications'. IEEE 6th International. vo1. Khosravi F.. Natarajan S..2197-2206.S.2015 IEEE International Conference on Technological Advancements in Power & Energy TABLE.PWM 134.P.Y. M.:'A Comparison of Seven-Level Inverter Topologies for Multilevel DC-AC Power Conversion'. Electron. Divakar B. 724-738.Rodriguez. Information and Communication (ICCPEIC).65 VI. Praisuwanna N.5 THD(in %) 135.9 17. [8] Vadhiraj S. IEEE Transactions on . Sinusoidal output voltage waveform for three phase 11 level inverter using VF-PWM technique with series LC filter. [5] Khomfoi S. Pp.80 4 VF.." IEEE Innovative Smart Grid Technologies-Asia (ISGT ASIA) 2014. USA [6] Salodkar P. pp.. Norman Mariun.389.1 12.. The University of Tennessee.17. Ind.00 ©2015 IEEE CONCLUSION Three phase eleven level inverter topology with less number of switches is proposed and simulated. Bangalore.A. The signal obtained after the LC filter exhibits 1. [7] Beigi L. J. 380 ..

- g3Uploaded byJeeva
- 27 Level ConverterUploaded bySai Pranahita Bhaskarapantulu
- 01353345Uploaded byapi-3697505
- IJETR021651Uploaded byerpublication
- Cascaded Multilevel Inverter with PWM Control MethodUploaded byseventhsensegroup
- Fast SImulation PWM Inverter MatlabUploaded bycristian2388
- 72342Uploaded byAidil Azhar
- Exp 11 Single Phase Inverter Part IUploaded byusmpowerlab
- Din 2Uploaded bydineshpeter
- elo22Uploaded byAnonymous hzXy93FAE
- Researchpaper Analysis and Simulation of Three Phase Sinusoidal PWM InverterUploaded byanunila
- Open Loop Control of Three Level Space Vector Pulse Width Modulation of Neutral Clamped Multilevel Inverter Fed Induction MotorUploaded byIJIRST
- 00959679Uploaded bysrinu240000
- (www.entrance-exam.net)-Mumbai University BE in Electronics Engg 7th Sem Power Electronics and Drives Sample Paper 3.pdfUploaded byPuso Moleta
- 04776501.pdfUploaded byMarcel Blindu
- AFD VFD Medium Voltage SC9000.DOCUploaded byGilberto Mejia
- Direct AC Control of grid using Series Stacking Arrangement of C-buck and C-boost CellsUploaded byGJESR
- emlihUploaded bykokikokikou
- Syllabus Final ME SyllabusUploaded byPeter Favour
- Fault_analysis_by_space_vectorsUploaded byGiulio Fioretto
- Syllabus v SemUploaded byapi-3757824
- 19700009681_1970009681Uploaded byBrett Hendricks
- PowerAN3000.pdfUploaded byElias Carvalho
- IJETR021709Uploaded byerpublication
- 2003_ONR_Corzine_Operation and Design of Multilevel InvertersUploaded bysimonaq
- matlaBUploaded byfile
- Eh 35754760Uploaded byAnonymous 7VPPkWS8O
- Single Phase to Three Phase MOSFET based InverterUploaded byIRJET Journal
- IEEE 2011 - 2012 Power Electronics & Drives,Electrical,EEE,Inverter,Matrix Inverter,Multilevel Inverter,Renewable Energy Sources,Wind,Solar,Matlab Simulation,Power Electronics Hardware B.e,me,M.tech,B.tech,Final Year IEEE Projects 2011 - 12Uploaded bysrini_792002
- 10.1109@ICPEICES.2016.7853184Uploaded byLBRCE EEE

- Image Retrieval Using Multi-Feature and Genetic Algorithm.docUploaded byVigneshInfotech
- Contents 4Uploaded byVigneshInfotech
- 004.docUploaded byVigneshInfotech
- 0591704 ieeeUploaded byVigneshInfotech
- Multi-Feature and Genetic AlgorithmUploaded byVigneshInfotech
- Input and Output DesignUploaded byVigneshInfotech
- VTVL12 error withUploaded byVigneshInfotech
- VTVL13 with errorUploaded byVigneshInfotech
- losjq jfhjhk.docxUploaded byVigneshInfotech
- 5and 6Uploaded byVigneshInfotech
- VT08Uploaded byVigneshInfotech
- Main PaperUploaded byVigneshInfotech
- anu pptsUploaded byVigneshInfotech
- Final Wifi 2Uploaded byVigneshInfotech
- VTVL11 code edUploaded byVigneshInfotech
- Johasn1597Uploaded byVigneshInfotech
- 3RDUploaded byVigneshInfotech
- ch7Uploaded byVigneshInfotech
- Bibliography & AbbreviationsUploaded byVigneshInfotech
- Hardware and Software SpecificationUploaded byVigneshInfotech
- zigbee technology.docUploaded byVigneshInfotech
- SpeakerUploaded byVigneshInfotech
- Module DescriptionUploaded byVigneshInfotech
- Wireless Transmitter Module Tx1Uploaded byVigneshInfotech
- System DesignUploaded byVigneshInfotech
- Zigbee TechnologyUploaded byVigneshInfotech
- Full AbstractUploaded byVigneshInfotech
- Help_FileUploaded byVigneshInfotech
- Uln DriverUploaded byVigneshInfotech