Professional Documents
Culture Documents
What Is Metastability?
What Is Metastability?
Feb-15-2012
Ads by Google
Time Clock
What Is FPGA
VHDL Design
Xilinx VHDL
What is metastability?
Whenever there are setup and hold time violations in any flip-flop, it enters a
state where its output is unpredictable: this state is known as metastable state
(quasi stable state); at the end of metastable state, the flip-flop settles down to
either '1' or '0'. This whole process is known as metastability. In the figure
below Tsu is the setup time and Th is the hold time. Whenever the input signal
D does not meet the Tsu and Th of the given D flip-flop, metastability occurs.
Ads by Google
Flip Flop
VHDL Tutorial
When a flip-flop is in metastable state, its output oscillate between '0' and '1'
as shown in the figure below (here the flip-flop output settles down to '0') . How
long it takes to settle down, depends on the technology of the flip-flop.
FPGA VHDL
If we look deep inside of the flip-flop we see that the quasi-stable state is
reached when the flip-flop setup and hold times are violated. Assuming the use
of a positive edge triggered "D" type flip-flop, when the rising edge of the flipflop clock occurs at a point in time when the D input to the flip-flop is causing
its master latch to transition, the flip-flop is highly likely to end up in a quasi-
www.asic-world.com/tidbits/metastablity.html
1/4
10/5/12
What Is Metastability?
its master latch to transition, the flip-flop is highly likely to end up in a quasistable state. This rising clock causes the master latch to try to capture its
current value while the slave latch is opened allowing the Q output to follow the
"latched" value of the master. The most perfectly "caught" quasi-stable state
(on the very top of the hill) results in the longest time required for the flip-flop to
resolve itself to one of the stable states.
www.asic-world.com/tidbits/metastablity.html
2/4
10/5/12
What Is Metastability?
Normally,
We can use a metastable hardened flip-flop
Cascade two or three D-Flip-Flops (two or three stages synchronizer).
METASTABILITY REFERENCES
http://www-s.ti.com/sc/psheets/sdya006/sdya006.pdf
Thomas J. Chaney, "Measured Flip-Flop Responses to Marginal
Triggering", IEEE Transactions on Computers, Vol. C-32. No. 12,
December 1983, pp.1207-1209.
Lindsay Kleeman and Antonio Cantoni, "On the Unavoidability of
Metastable Behavior in Digital Systems", IEEE Transactions on
Computers, Vol. C-36. No. 1, January 1987, pp.109-112.
Lindsay Kleeman and Antonio Cantoni, "Can Redundancy and Masking
Improve the Performance of Synchronizers?", IEEE Transactions on
Computers, Vol. C-35, No. 7, July 1986, pp.643-646.
Cypress Semiconductor, "Are Your PLDs Metastable?, Fax ID: 6403,
May
1992,
Revised
March
6,1997.
http://www.cypress.com/pld/pldappnotes.html#pldmeta
http://www.xilinx.com/apps/xapp.htm
M. Valencia, M. J. Bellido, J. L. Huertas, A. J. Acosta, and S. Sanchezwww.asic-world.com/tidbits/metastablity.html
3/4
10/5/12
What Is Metastability?
M. Valencia, M. J. Bellido, J. L. Huertas, A. J. Acosta, and S. SanchezSolano, "Modular Asynchronous Arbiter Insensitive to Metastability. IEEE
Transactions on Computers, 44(12):1456-1461, December 1995.
Technical Architect
Exp: 6-10 Years. Loc: Hyderabad. Apply now at Naukri.com!
www.Naukri.com/VLSI_Jobs
Copyright 1998-2012
Deepak Kumar Tala - All rights reserved
Do you have any Comment? mail me at:deepak@asic-world.com
www.asic-world.com/tidbits/metastablity.html
4/4