- 5- Model-Based Testing for Real
- Lesson Plan With Dates
- An Adaptive Dynamic Matrix Control
- M_051509010041_1-1
- 10.1.1.51
- old
- ijcatr04121007-160119100803
- Automata Theory
- Finite State Machine Design Using Vhdl
- 10.1.1.71
- manu autoz
- anonymous
- An Introduction to Whole Systems
- FL_sp
- Automata Theory
- Chapter 5 Functional Modeling
- OOP LESSON 2
- DFM00 - Introduction TO DFMA
- corba+com+rmi
- Proglan Haskell Part 01a
- Apc Term Paper
- Net Safety O2 Spike Technical Summary
- LEan Mangment
- HACCP Principles
- Chapter 6
- Zomorrodi Shahrokhi PID Tunning Comparison
- Lesson 1_ooad & Uml_v1
- LabVIEW Based PID Design Method for DC Motor Position
- 04_fa_and_re
- twenty years DST.pdf
- equipo_utensilios.pdf
- capitulo8.pdf
- La Administracion en La Edad Moderna FINAL
- BAB 1 Pendahuluan SB
- #Diálogos Sobre o Novo CPC (2016)_Mozart Borba.pdf
- Akuntansi Dan Ideologi
- Lic Edificaciones 2015 09
- Hoj, Hura Hoj! Ssaa-Macha Copy
- 1. kerja ikhlas
- Tugas Metode Numerik (Ramadefi Ambiya Putra)
- MIS I i II parc rje (1).docx
- Winchester 1897 Pump Action
- 3. Anticorruption & Integrity_Jonathan Helliwell_OAI Presentation 6 March 2018
- Reporte Estadístico Al 14 de Julio
- M-2
- Latar Belakang Masalah.docx
- BUNGA NAULI
- Fachbindungen.pdf
- Banco de Preguntas Geologia Estructural
- presentacion
- TEN SIGNS OF A SWINDLE. Guide for Owner and Investors of Mining Enterprises. By PhD Natalia Petrovskaya
- Carga Horaria 2018 i
- LABEL EP
- 33388432-MANAJEMEN-OLAHRAGA
- Predicando Con Pasión - Alex Montoya
- 5 monitoring sys.pdf
- Guia Bins Desde 0 Para Boveda 7k
- Beauty and Personal Care in the Philippines (1)
- Proyecto final de carrera-Antoni Llopis Moragues.pdf
- Yuxuan Full PLL
- FEES Circular Jan-May 2017
- tut2
- Assignment 2
- d.aravind Ee15m046
- Tutorial 2
- EE16M044 Sequence
- M.Tech-M-2016
- soln-tut1-ee5313-2016.doc
- ee3002-intro.pdf
- zybo
- Ee Even 2017 Oct11a
- assgn1_qn
- Cir. 14A End Semester Schedule
- soln-tut1-ee5313-2016
- Written Assign2
- assgn1
- P_DIC
- Written Assignment1
- Copy of Slotwise Data 20161031
- Lecture 3

Apte Priya Narayanrao

**EE5703 : VLSI DESIGN LAB
**

Sequence Detector(Moore type)

**A sequence detector accepts as input a string of bits: either 0 or
**

1. Its output goes to 1 when a target sequence has been

detected. A finite state machine can be divided into two types

:Mealy and Moore . A Mealy machine is a finite-state machine

whose output values are determined both by its current state and

the current inputs. This is in contrast to a Moore machine, whose

output values are determined solely by its current state.

In this assignment we are implementing Moore type fsm with non

overlapping sequence detection .The sequence to be detected is

10100101.

State machine diagram is given below :

input in. reg out.Verilog code : module pattern_moore (clk. reset. S2 = 2. input clk. in. out ). output out. . parameter S0 = 0. reset. S1 = 1.

always @(posedge clk) begin if (reset) begin cstate <= S0. S8 = 8. end . end else begin cstate <= nstate. nstate. end end always @(cstate or in) begin nstate = cstate. S7 = 7. // Registers to hold current and next state reg [3:0]cstate. S4 = 4. S6 = 6. S3 = 3. case (cstate) S0: begin if (in == 'b1) begin nstate = S1. S5 = 5.

end end S1: begin if (in == 'b0) begin nstate = S2. else begin nstate = S0. end else begin . end end S2: begin if (in == 'b1) begin nstate = S3. end end S3: begin if (in == 'b0) begin nstate = S4. end else begin nstate = S0. end else begin nstate = S0.

end else begin nstate = S0. end else begin nstate = S1. end end S5: begin if (in == 'b1) begin nstate = S6. nstate = S1. . end end S4: begin if (in == 'b0) begin nstate = S5. end else begin nstate = S3. end end S6: begin if (in == 'b0) begin nstate = S7.

end endcase // case (cstate) end // always @ (cstate or in) always @ (cstate) begin . end else begin nstate = S0. end end default: begin nstate = S0. end end S7: begin if (in == 'b1) begin nstate = S8. end else begin nstate = S0. end end S8: begin if (in == 'b1) begin nstate = S1.

reg inputs[0:NUMINPUTS-1]. initial begin .out(out)). wire out. integer i. parameter NUMINPUTS = 100. . reg clk. . end // // always @ (cstate) endmodule // fsm Verilog code for testbench : module pattern_moore_tb.in(in).clk(clk). . in. reset.reset(reset). out = (cstate == S8). always #5 clk = ~clk. // Instantiate module to be tested pattern_moore dut(.

@ (posedge clk). $readmemb("seqin. end $finish. i=i+1) begin in = inputs[i]. i<NUMINPUTS. $monitor($time. end endmodule // pattern_tb Results : .txt". out = %b". "in = %b. #10 reset = 0. // Simple way to wait until next clock edge: @ (posedge clk). out). clk = 0. in. reset = 1. inputs). for (i=0.

In Moore we have one extra state which has its output value set high to indicate that he pattern is detected . This is in contrast to a Moore machine. A Mealy machine is a finite-state machine whose output values are determined both by its current state and the current inputs.Exercise : In the example sequence detector to detect 101 sequence it was Mealy fsm. . whose output values are determined solely by its current state.

- 5- Model-Based Testing for RealUploaded byTo Nguyen
- Lesson Plan With DatesUploaded bydasariorama
- An Adaptive Dynamic Matrix ControlUploaded byAli Almisbah
- M_051509010041_1-1Uploaded byMadhu Sudhan
- 10.1.1.51Uploaded bysorin_shady_20062960
- oldUploaded bySudipta Mitra
- ijcatr04121007-160119100803Uploaded by'Yuzv Uncertainsense Gazerukira'
- Automata TheoryUploaded byromeofatima
- Finite State Machine Design Using VhdlUploaded byJoe Mann
- 10.1.1.71Uploaded byPattabi Raman
- manu autozUploaded byAmmar Imra D Garnette
- anonymousUploaded byBalraj Sadashivappa
- An Introduction to Whole SystemsUploaded bypuretrust
- FL_spUploaded byPiyush Kochhar
- Automata TheoryUploaded bypraveennallavelly
- Chapter 5 Functional ModelingUploaded byDarryl Fosho
- OOP LESSON 2Uploaded bysounsreyleak_somrach
- DFM00 - Introduction TO DFMAUploaded byAnonymous Acwwqe
- corba+com+rmiUploaded byPugall VL
- Proglan Haskell Part 01aUploaded byMusa Mohammad
- Apc Term PaperUploaded byDarshan Malani
- Net Safety O2 Spike Technical SummaryUploaded byrai-seo
- LEan MangmentUploaded byProudy Virgo
- HACCP PrinciplesUploaded byBRIGHT DZAH
- Chapter 6Uploaded byJoel Lim Hung Yuan
- Zomorrodi Shahrokhi PID Tunning ComparisonUploaded byX10Sanyi
- Lesson 1_ooad & Uml_v1Uploaded byCao Xuân Tú
- LabVIEW Based PID Design Method for DC Motor PositionUploaded byViswanathanBalaji
- 04_fa_and_reUploaded byManoj Kumar
- twenty years DST.pdfUploaded byVinayak Kumar

- FEES Circular Jan-May 2017Uploaded byPriya Apte
- tut2Uploaded byPriya Apte
- Assignment 2Uploaded byPriya Apte
- d.aravind Ee15m046Uploaded byPriya Apte
- Tutorial 2Uploaded byPriya Apte
- EE16M044 SequenceUploaded byPriya Apte
- M.Tech-M-2016Uploaded byPriya Apte
- soln-tut1-ee5313-2016.docUploaded byPriya Apte
- ee3002-intro.pdfUploaded byPriya Apte
- zyboUploaded byPriya Apte
- Ee Even 2017 Oct11aUploaded byPriya Apte
- assgn1_qnUploaded byPriya Apte
- Cir. 14A End Semester ScheduleUploaded byPriya Apte
- soln-tut1-ee5313-2016Uploaded byPriya Apte
- Written Assign2Uploaded byPriya Apte
- assgn1Uploaded byPriya Apte
- P_DICUploaded byPriya Apte
- Written Assignment1Uploaded byPriya Apte
- Copy of Slotwise Data 20161031Uploaded byPriya Apte
- Lecture 3Uploaded byPriya Apte