9 views

Uploaded by Akash Pruthi

fd

- Compuertas Principales
- Iae4 Answer Key
- Dsd
- 1.a.study of Logic Gates
- vlsi
- Quantum Cellular Automata Based Efficient BCD Adder Structure
- VLSI Questions Answers r3
- EE264 Introduction to Digital Design Project-2
- Simon Monk-Programming FPGAs_ Getting Started With Verilog-McGraw-Hill Education TAB (2016)
- ELCE231-labscript-2
- Study on various GDI techniques for low power, high speed Full adder design
- Lava Tutorial.ps
- Design of a combinational circuit by optimizing EX-OR gate.doc
- Digital Logic
- ECE645_lecture6_multiadd
- Rficdesign_interview Question 5
- DPAL 3
- Considering the Alternatives in Low Power Design
- JNTU old question papers 2007
- Rr059210504 Digital Logic Design

You are on page 1of 9

DATE: / /

EXPERIMENT No. 1

1. AND gate is an electronic circuit that gives a high output (1) only if all its inputs are

high.

2. OR gate gives a high output (1) if one or more of its inputs are high.

3. NOT gate produces an inverted version of the input at its output. It is also known as

an inverter.

4. NAND gate is NOT-AND gate which is equal to an AND gate followed by a NOT

gate. The outputs of all NAND gates are high if any of the inputs are low. The

symbol is an AND gate with a small circle on the output. The small circle represents

inversion.

5. NOR gate is a NOT-OR gate which is equal to an OR gate followed by a NOT gate.

The outputs of all NOR gates are low if any of the inputs are high. The symbol is an

OR gate with a small circle on the output. The small circle represents inversion.

6. EOR gate gives high output if either, but not both, of its two inputs are high. An

encircled plus sign ( ) is used to represent XOR operation.

7. EXNOR gate does the opposite to the EOR gate. It will give a low output if either,

but not both, of its two inputs are high. The symbol is an EXOR gate with a small

circle on the output. The small circle represents inversion.

AND Gate

AKASH|14013008

PAGE NO:

DATE: / /

OR Gate

NOT Gate

NAND Gate

NOR Gate

EXOR Gate

AKASH|14013008

PAGE NO:

DATE: / /

EXNOR Gate

PROGRAM:

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity A1 is

Port ( A : in STD_LOGIC;

B : in STD_LOGIC;

C : out STD_LOGIC;

D : out STD_LOGIC;

E : out STD_LOGIC;

F : out STD_LOGIC;

G : out STD_LOGIC;

H : out STD_LOGIC;

I : out STD_LOGIC);

end A1;

architecture Behavioral of A1 is

begin

C<=NOT A;

D<=A AND B;

AKASH|14013008

PAGE NO:

DATE: / /

E<=A OR B;

F<=A XOR B;

G<=A XNOR B;

H<= A NOR B;

I<= A NAND B;

end Behavioral;

OUTPUTS:

AKASH|14013008

PAGE NO:

DATE: / /

EXPERIMENT No. 2 (i)

THEORY: - Adder circuit is a combinational digital circuit that is used for adding two

numbers. A typical adder circuit produces a sum bit (denoted by S) and a carry bit (denoted

by C) as the output

Half adder is a combinational arithmetic circuit that adds two numbers and produces a sum

bit (S) and carry bit (C) as the output. If A and B are the input bits, then sum bit (S) is the X-

OR of A and B and the carry bit (C) will be the AND of A and B. From this it is clear that a

half adder circuit can be easily constructed using one X-OR gate and one AND gate. Half

adder is the simplest of all adder circuit, but it has a major disadvantage. The half adder can

add only two input bits (A and B) and has nothing to do with the carry if there is any in the

input. So if the input to a half adder have a carry, then it will be neglected it and adds only the

A and B bits. That means the binary addition process is not complete and thats why it is

called a half adder.

Half Adder:

Truth Table

AKASH|14013008

PAGE NO:

DATE: / /

PROGRAM:

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity ha is

Port ( A : in STD_LOGIC;

B : in STD_LOGIC;

S : out STD_LOGIC;

C : out STD_LOGIC;

end ha;

architecture Behavioral of ha is

begin

S<=A XOR B;

C<=A AND B;

end Behavioral;

OUTPUTS:

AKASH|14013008

PAGE NO:

DATE: / /

THEORY: -

This type of adder is a little more difficult to implement than a half-adder. The main

difference between a half-adder and a full-adder is that the full-adder has three inputs and two

outputs. The first two inputs are A and B and the third input is an input carry designated as

CIN. When a full adder logic is designed, we will be able to string eight of them together to

create a byte-wide adder and cascade the carry bit from one adder to the next. We can

implement a full adder circuit with the help of two half adder circuits. The first will half

adder will be used to add A and B to produce a partial Sum. The second half adder logic can

be used to add CIN to the Sum produced by the first half adder to get the final S output. If

any of the half adder logic produces a carry, there will be an output carry. Thus, COUT will

be an OR function of the half-adder Carry outputs.

Full Adder: -

AKASH|14013008

PAGE NO:

DATE: / /

Truth Table: -

PROGRAM: -

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity fa is

Port ( A : in STD_LOGIC;

B : in STD_LOGIC;

C : in STD_LOGIC;

S : out STD_LOGIC;

end fa;

architecture Behavioral of fa is

AKASH|14013008

PAGE NO:

DATE: / /

begin

end Behavioral;

OUTPUTS:

AKASH|14013008

- Compuertas PrincipalesUploaded byPedro Franco
- Iae4 Answer KeyUploaded bysujaganesan2009
- DsdUploaded byTahsin Rahman
- 1.a.study of Logic GatesUploaded byRathikaPD
- vlsiUploaded byShivam Dave
- Quantum Cellular Automata Based Efficient BCD Adder StructureUploaded bysanthiyadev
- VLSI Questions Answers r3Uploaded byGowtham Hari
- EE264 Introduction to Digital Design Project-2Uploaded byTimsinaKrishna
- Simon Monk-Programming FPGAs_ Getting Started With Verilog-McGraw-Hill Education TAB (2016)Uploaded bynikolicnemanja
- ELCE231-labscript-2Uploaded byLittle Voice
- Study on various GDI techniques for low power, high speed Full adder designUploaded byInternational Journal for Scientific Research and Development - IJSRD
- Lava Tutorial.psUploaded byjcjcjcjc
- Design of a combinational circuit by optimizing EX-OR gate.docUploaded byjahnavi ratnam
- Digital LogicUploaded byVenkataramanan Suresh
- ECE645_lecture6_multiaddUploaded byYermakov Vadim Ivanovich
- Rficdesign_interview Question 5Uploaded byprodip7
- DPAL 3Uploaded byPooja Verma
- Considering the Alternatives in Low Power DesignUploaded byFaith Khanyisile
- JNTU old question papers 2007Uploaded bySrinivasa Rao G
- Rr059210504 Digital Logic DesignUploaded byandhracolleges
- Cv Sample1Uploaded byJonas Robinson
- Squid Efficiency v2Uploaded byJebol Suraharja
- 21Circuits-2x2.pdfUploaded byIan Bagunas
- Circuitos CMOSUploaded bymateust92
- Digital Signal Processing Solution Manual_F4VNUploaded byAbu Raihan
- PeopleTools C-Chapter 2Uploaded byasengliu
- 21-09-17Uploaded bymaruthi631
- Central User AdministrationUploaded bySurya Nanda
- blackbox testingUploaded bySaeed Ullah Niazi
- De Question BankUploaded byRamadhurai

- MPC ReportUploaded byRoshan Jayswal
- MECN 3350 Aircraft Design and PerformanceUploaded byrifhmerc
- VA form 21-4138, Aug 2004Uploaded bygulftriton11057
- SP-BIO 55Uploaded bymarvini
- chapter 16 test bank answersUploaded byLauraLaine
- Cement GroutingUploaded byR Aprillia Putri
- 8583800-chasemanhattanbankUploaded byHemu Jain
- Basic Aug2017 - Invitation Mrxuh ImUploaded byYoshi Reyes Yap
- Transformers 1phUploaded byFuady
- TEFL-Brochure.pdfUploaded byJared Valenzuela
- ReflectionUploaded byZeeynep Kocaman
- DDBJUploaded byLuis Castillo
- Hw4 Mfe Au14 SolutionUploaded byWenn Zhang
- 33731554-31700725-MIO-Sporty-Catalog-PartsUploaded byJames E. Rotone
- UntitledUploaded byapi-233604231
- Working Capital AnalysisUploaded byShoyeb Anwarul Azim
- 986-3868-1-PBUploaded bypnkgoud
- CgameDev_ CodeLab AnswersUploaded byliquidstranger
- NIELIT Scientific Assistant Draft_Syllabus_STA_RUploaded byKumari Niraj
- tides webquest 1Uploaded byapi-264219552
- Seaweed Extracts as Potential Functional Ingredients in YogurtUploaded byYans Pangerungan
- Methanol Production From Cow DungUploaded byAlexander Decker
- 1-s2.0-S1079210406008602-mainUploaded byDelbert Grady
- Vandelay Case(3)Uploaded byBernie Clinton
- html specUploaded byr0xy_ruxy
- Cara Pake MicrofitUploaded byNugraha Ginting
- Route Selection Manual - Chapter 1-5.pdfUploaded byAnonymous modfBhExS
- Adjectives p5Uploaded bymethuoclao
- IDBI FEDERAL LIFE.docxUploaded bySangeetha Venugopal
- Handbook of Reliability Prediction of Mechanical DesignsUploaded bytheowa