75 views

Uploaded by Kristavilla Olaviano

- 8 Bit Kogge Stone Adder_final_report
- Be8251 Basic Electrical and Electronics Engineering l t p c
- BTL Logic Design Lab Manual 10ESL38 3rd Sem 2011
- 1 Transistor Fm Radio
- Pole Discordance (Contact and Current Based)
- Add Finisher Tray b1 Sm
- lab2_VHDL
- Lesson Plans
- Mini Line Tracer
- Realizing Ternary Logic in FPGAs for SWL DSP Systems
- Gate
- Rca Ss Hobby 1968
- Digital Electronics Lab Manual
- Y6 Summer 2016 Curriculum Letter
- Design of High Speed Carry Select Adder using Spurious Power Suppression Technique
- 01269926
- Curriculum Electronics Allied ITO2018
- 20110110190159Introduction to Computer Architecture and Organization
- Docu Finale
- ansi1005

You are on page 1of 5

Objectives:

To implement and test the circuits which constitute the arithmetic logic circuit (ALU).

Background Information:

The basic blocks of a computer are central processing unit (CPU), memory unit, and input/output unit. CPU

of the computer is basically the same as the brain of a human being. It contains all the registers, control

unit and the arithmetic logic unit (ALU). ALU considered as the most important subsystem in a digital

computer. An arithmetic logic unit (ALU) is a digital circuit which performs arithmetic, logic and shift

operations on two n-bit digital words. Functionally, an ALU can be divided up into three circuits: the

arithmetic circuit, the logic circuit and the shift circuit.

The arithmetic circuit performs typical arithmetic operations such as addition, subtraction and increment

or decrement by one. The basic component of an arithmetic circuit is the Full adder. By using a multiplexer

to control the data inputs to the adder, it is possible to obtain different types of arithmetic operations. In

this experiment we will implement a 4-bit arithmetic circuit, its logic diagram is shown in Figure 5-1. The

four multiplexers select either B, B', 0 or 1 for the Y inputs of the full adder. Depending on the selection

inputs and the input carry, the arithmetic circuit can generates the eight arithmetic micro operations listed

in Table 5-1.

select Output D

Input Y Micro operation

S1 S0 Cin D = A + Y + Cin

0 0 0 B A+B Add

0 0 1 B A+B+1 Add with Carry

0 1 0 B' A + B' Subtract with borrow

0 1 1 B' AB Subtract

1 0 0 0 A Transfer A

1 0 1 0 A+1 Increment A by 1

1 1 0 1 A1 Decrement A by 1

1 1 1 1 A Transfer A

Figure 5-1 : Circuit diagram of the 4-bit arithmetic circuit

Equipments:

2. 1x 4-bit full adder (1x 74283 chip).

3. 5X Inverters (1x 7404 chip).

4. Logic Trainer.

5. Connection leads.

Procedures:

1. Bring all IC chips necessary to build the circuit from the IC cabinet.

2. Bring some connection leads with varying lengths.

3. Derive the wiring diagram for the logic diagram shown in Figure 5-1.

4. Insure that the power switch of the IC trainer is turned off.

5. Plug the IC chips into the proper sockets.

6. Connect the voltage supply and ground lines to the chips.

7. Use the connection leads to connect the circuit according to the derived wiring diagram.

8. Once all connections have been done, turn on the power switch of the IC trainer .

9. Verify the circuit function for all micro operations listed in table 5-1.

10. After finishing the experiment, turn off the power switch, disconnect the wires, and take out the IC

chips from the trainer.

The ALU, logic circuit performs the basic logic micro operations: NOT, AND, OR and XOR. From these four

micro operations all known logic micro operations can be derived. Figure 5-2 shows the logic diagram for

one stage of logic circuit. The four gates generates the four logic operations and the multiplexer select the

desired operation as shown in Table 5-2.

S1 S0 Output Operation

0 0 AB AND

0 1 A+B OR

1 0 AB XOR

1 1 A' Complement

Equipments:

2. 1x AND Gate (1x 7408 chip).

3. 1x OR Gate (1x 7432 chip).

4. 1x XOR Gate (1x 7486 chip).

5. 1x NOT Gate (1x 7404 chip).

6. Logic Trainer.

7. Connection leads.

Procedures:

1. Bring all IC chips necessary to build the circuit from the IC cabinet.

2. Derive the wiring diagram for the logic diagram shown in Figure 5-2.

3. Insure that the power switch of the IC trainer is turned off.

4. Plug the IC chips into the proper sockets.

5. Connect the voltage supply and ground lines to the chips.

6. Use the connection leads to connect the circuit according to the derived wiring diagram.

7. Once all connections have been done, turn on the power switch of the IC trainer.

8. Verify the circuit function.

9. After finishing the experiment, turn off the power switch, disconnect the wires, and take out the IC

chips from the trainer.

Shift circuit used to perform the shift micro operations. The contents of a register can be shifted serially to

the left or to the right. The shift circuit contains multiplexers as shown in Figure 5-3. when the select line is

0 the 4-bit input data are shifted right. When the select line is 1 the input data are shifted left. There are

two serial inputs one for shift left and other one for shift right. The function table shows the outputs of the

multiplexers in each case.

H3

S

H3 H2 H1 H0

0 IR A3 A2 A1

1 A2 A1 A0 IL

Equipments:

2. Logic Trainer.

3. Connection leads.

Procedures:

1. Bring the IC chip necessary to build the circuit from the IC cabinet.

2. Derive the wiring diagram for the logic diagram shown in Figure 5-3.

3. Insure that the power switch of the IC trainer is turned off.

4. Plug the IC chip into the proper socket.

5. Connect the voltage supply and ground lines to the chip.

6. Use the connection leads to connect the circuit according to the derived wiring diagram.

7. Once all connections have been done, turn on the power switch of the IC trainer.

8. Verify the circuit function according to its function table.

9. After finishing the experiment, turn off the power switch, disconnect the wires, take out the IC

chip from the trainer, put back everything you have used, close IC trainer and clean your table.

- 8 Bit Kogge Stone Adder_final_reportUploaded bybigfatdash
- Be8251 Basic Electrical and Electronics Engineering l t p cUploaded byselvan
- BTL Logic Design Lab Manual 10ESL38 3rd Sem 2011Uploaded bygopinathbl71
- 1 Transistor Fm RadioUploaded bypalakq
- Pole Discordance (Contact and Current Based)Uploaded bynitesh gupta
- Add Finisher Tray b1 SmUploaded byutilsc
- lab2_VHDLUploaded bybienquy
- Lesson PlansUploaded bynikolovb298
- Mini Line TracerUploaded byPaulo C Damazo
- Realizing Ternary Logic in FPGAs for SWL DSP SystemsUploaded byirfoo
- GateUploaded bypraveenvs
- Rca Ss Hobby 1968Uploaded bymundomusicalmeria
- Digital Electronics Lab ManualUploaded bymohanbabu
- Y6 Summer 2016 Curriculum LetterUploaded byAnonymous BUQiN653
- Design of High Speed Carry Select Adder using Spurious Power Suppression TechniqueUploaded byEditor IJRITCC
- 01269926Uploaded bykingsrt2009
- Curriculum Electronics Allied ITO2018Uploaded bymanikandan.v
- 20110110190159Introduction to Computer Architecture and OrganizationUploaded byarisashifa
- Docu FinaleUploaded byALlan ABiang
- ansi1005Uploaded bykuazu
- LL6NandN15Uploaded byJanrayRabaya
- BooleanUploaded byHitesh Bemal
- Current-Mode Digital Gates and CircuitsUploaded byqwertypoint
- Unit 0Uploaded byMuhamad Shahir
- 00660163Uploaded byMathew George
- mul 1.pdfUploaded byvprmkce
- Clippers_0.pdfUploaded byNadine
- Actividad de Ingles 18 JunioUploaded byasdasd asdasd
- CS12Uploaded bymadhu1983aug30
- Data Sheet 2Uploaded bymgonzaloc

- <!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd"> <HTML><HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1"> <TITLE>ERROR: The requested URL could not be retrieved</TITLE> <STYLE type="text/css"><!--BODY{background-color:#ffffff;font-family:verdana,sans-serif}PRE{font-family:sans-serif}--></STYLE> </HEAD><BODY> <H1>ERROR</H1> <H2>The requested URL could not be retrieved</H2> <HR noshade size="1px"> <P> While trying to process the request: <PRE> TEXT http://www.scribd.com/titlecleaner?title=ptable_6.pdf HTTP/1.1 Host: www.scribd.com Proxy-Connection: keep-alive Proxy-Authorization: Basic d29ya3M6d3M3ODkk Accept: */* Origin: http://www.scribd.com X-CSRF-Token: cb204203b1a8170a675dacc69b8a3668b03050d8 User-Agent: Mozilla/5.0 (Windows NT 6.1) AppleWebKit/537.31 (KHTML, like Gecko) Chrome/26.0.1410.64 Safari/537.31 X-Requested-With: XMLHttpRequest Referer: http://www.scribd.com/upload-documentUploaded bytr.deepak
- Vertical MotionUploaded byKristavilla Olaviano
- Oral PresentationUploaded byKristavilla Olaviano
- Norton Report 2013Uploaded byKristavilla Olaviano
- 8086_instruction setUploaded byveera
- Components of CultureUploaded byKristavilla Olaviano
- Safety PrecautionUploaded byKristavilla Olaviano
- c1Uploaded byKristavilla Olaviano
- bab-ix.pdfUploaded byKristavilla Olaviano
- Assignment 231 Engg EconomyUploaded byKristavilla Olaviano
- Summer Reading List 2016Uploaded byKristavilla Olaviano
- VanityUploaded byPeter El Rojo
- Boolean AlgebraUploaded byMohiuddin Sk
- PNPACAT_2015_PARTIAL_LIST_2nd_POSTING.xlsxUploaded byKristavilla Olaviano
- kUploaded byKristavilla Olaviano
- AVT_2015_029Uploaded byKristavilla Olaviano
- 2012+Math+Challenge-Individual+Finals+(GR+I+-+VI+).docxUploaded byKristavilla Olaviano
- EE361LLab4.2Uploaded byKristavilla Olaviano
- TocUploaded byKristavilla Olaviano
- Debug TutorialUploaded byDiego Armando Condori Chavarria
- pu1473410272.pdfUploaded byKristavilla Olaviano
- Lecture 1Uploaded byKristavilla Olaviano
- 74181Uploaded byAvneesh Kar
- Practical 9 ALU.pdfUploaded byKristavilla Olaviano
- Pricelist LettersizeUploaded byKristavilla Olaviano
- sequential.pdfUploaded byKristavilla Olaviano

- 193845073-zf-s6-1550Uploaded bydaniel
- Callens Tyteca 1999 - Towards Indicators of Sustainable Development for FirmsUploaded byofiplan
- Documentation System Cabling for CENTUM VP- CENTUM CS 3000 R3 and STARDOMUploaded byMatthew Daniel
- ICT SponsorshipUploaded byOanh Nguyen
- ReliabilityUploaded byRianaNurFatimah
- microorganisms in airUploaded byrepotente
- Prop LogicUploaded byNavneet Chaubey
- ASTM A 975-11Uploaded byOtilia Chavez Choque
- Sample EssaysUploaded byAmirul Arif
- Ph.d Thesis Iupware by LiuyongboUploaded byWayaya2009
- chiller yorkUploaded byMJZE
- 70090aUploaded bydudualberti
- Developing Critical and Creative Thinking Through ChessUploaded byChess in Schools and Academic Excellence
- Paradox Catalogue 2009 V1 Web LowResUploaded bycupo
- BIOS Setup Access KeysUploaded bymanuel99a2k
- Telekom Malaysia DC System Test Rectifier Test PlanUploaded byzamricepu
- Asperger's and CreativityUploaded byDouglas Eby
- Tema ArsitekturUploaded byJoseph Hughes
- Setting Time - Vicat Needle ASTM CUploaded byDFE Hakuryu 11
- Huawei-DDF ODF MDFUploaded bykadsandeep
- Prevent CrackingUploaded byRafeek Shaikh
- XS 4359 3 ShovelFamily BrochureUploaded bysureshautomobile
- Problem Set 01Uploaded bylatiximus
- Biohacker's handbook workUploaded byJagadish Jee
- Tapered_Roller_Bearing_Catalog_C,678-679.pdfUploaded byJuandeDios Huayllani Delgado
- Pile Driving MethodUploaded byMermaid co
- Th. of failure.docxUploaded byraja
- Fuel Flow MetersUploaded byAMIYA SHANKAR PANDA
- Innokin iTaste MVP V2 ManualUploaded bySara Lyan
- 640 GreenleafUploaded bygimarreyes23