Professional Documents
Culture Documents
Limitations:
- RTL gates cannot switch at the high speeds used by today's computers
- These are not designed for linear operation
- low noise margin
IinL = 0
VinLmax = 0.5 Volts.
RTL gate with both inputs low. The transistors are replaced by the cutoff model.
the diode AND function on the front end and the transistor NOT at
the output end. The extra resistors and diodes are used to maintain
appropriate currents, to maintain proper functioning, and to
guarantee certain noise margins.
Quantitatively, we will start with one or more inputs held low, at 0.2 Volts. From
the logic function of the NAND gate, we know that the output is supposed to be
high. Therefore, the transistor must be cutoff. To begin with, we will assume the
two diodes D1 and D2 in series will also be cutoff. All the current coming down
through the 5K resistor must all go out through the input diode, causing it to be
on.
This current leaves through the input diode, hence it is on. The current entering
the input terminal is
Iin = - I1 = -0.82 mA
The negative sign occurs because the input current is defined as going into the terminal.
The output voltage is 5 Volts because the transistor has been shown to be cutoff.
VO = 5.0 Volts
When all inputs are high, all current down through the upper 5K resistor
will go toward the base of the transistor, causing it to saturate. The series
diodes will obviously be conducting, and the input diodes are cutoff.
The voltage at point P is
VP = 0.8 + 0.7 + 0.7 = 2.2 volts
Thus, I1 is
I1 = (5-2.2)/5K = 0.56 mA
at saturation, the current coming down through the 2.2K collector resistor is
I3 = (5-0.2)/2.2K = 2.182 mA
this current is much less than the maximum saturation current and
with no load, the transistor will, indeed, be in saturation.
Fanout = 11
Figure 3
Figure 4
Department of Electronics and Computer Engineering
Pulchowk Campus, Institute of Engineering, T.U.
ANALYSIS WITH ONE OR MORE INPUTS LOW …
To finding VInLmax.
Vin will be considered as a low as long as Q3 is kept cutoff.
If the base voltage for Q3 can be raised to 0.5 Volts without turning
it on, then there will be 0.5 mA current in the 1KΩ resistor. This
current can only come from Q2, which means it must be
conducting.
Assuming all this 0.5 mA comes through the collector of Q2, the
voltage drop across the 1.4 KΩ resistor will be 0.7 Volts, not
enough to cause the transistor to saturate. Thus, the active model
for Q2 is appropriate as shown in Figure 4.
Because this current is coming out of the collector of Q1, the base-
collector junction of Q1 is on, and is modeled as a diode in Figure 4.
The voltage at B1, the base of Q1, is
VB1 = 0.5 + 0.7 + 0.7 = 1.9 Volts
I1 = (5.0-2.3) / 4K
= 0.675mA
Figure 5
TTL gate circuit model with all inputs high
Department of Electronics and Computer Engineering
Pulchowk Campus, Institute of Engineering, T.U.
CALCULATIONS WITH INPUT HIGH …
The current coming out of the emitter of Q2 is the sum of the base
and collector currents. Part of this current will go down through the 1
KΩ resistor to ground and the rest will enter the base of Q3.
IB3 = IB2 + IC2 - I3 = 0.675 + 2.857 - 0.8 = 2.732 mA
Department of Electronics and Computer Engineering
Pulchowk Campus, Institute of Engineering, T.U.
CALCULATIONS WITH INPUT HIGH …
The input voltage to be high as long as no current goes out the input
terminal.
Thus, to keep the input voltage high enough so that the B-E p-n
junction of Q1 does not turn on. Thus,
VinHmin = 2.3 - 0.6 = 1.7 Volts
Speed-
Power
Fan- Propagati-on Power
TTL Series Name Prefix Dissipati-on
out Delay (ns) Product
(mW)
(pJ)
Standard 74 10 10 9 90
Low-power 74L 20 1 33 33
High-speed 74H 10 22 6 132
Schottky 74S 10 19 3 57
Low-power 74LS 20 2 9.5 19
Schottky
Advanced 74AS 40 10 1.5 15
Schottky
Advanced 74ALS 20 1 4 4
low-power
Schottky
Department of Electronics and Computer Engineering
Pulchowk Campus, Institute of Engineering, T.U.
Emitter Coupled Logic (ECL)
Emitter Coupled Logic (ECL) … …
ECL gates use differential amplifier configurations at the input stage.
A bias configuration supplies a constant voltage at the midrange of
the low and high logic levels to the differential amplifier, so that the
appropriate logical function of the input voltages will control the
amplifier and the base of the output transistor. The propagation time
for this arrangement can be less than a nanosecond, making it for
many years the fastest logic family.
ECL family include the fact that the large current requirement is
approximately constant, and does not depend significantly on the state
of the circuit. This means that ECL circuits generate relatively little
power noise, unlike many other logic types which typically draw far
more current when switching than quiescent, for which power noise
can become problematic. In an ALU - where a lot of switching occurs
- ECL can draw lower mean current than CMOS.
Emitter Coupled Logic (ECL) … …
The ECL circuits available on the open market usually operated with negative
power supplies (-5.2 volts), and logic levels incompatible with other families
(required additional interface circuits). The fact that the high and low logic levels
are relatively close meant that ECL suffers from small noise margins, which can be
troublesome.
The drawbacks associated with ECL have meant that it has been used mainly when
high performance is a vital requirement.
Other families (particularly advanced CMOS variants) have replaced ECL in many
applications, even mainframe computers.
The logic voltage levels are very close (High: 0.7V, Low: 0.2V), I2L has
high noise immunity because it operates by current instead of voltage.
- The circuit uses BJTs, both pnp and npn. Therefore operating speed
is quite high.
- The circuit is similar to RTL, except that there are no base resistors
used. This minimizes the circuit area and simplifies the circuit lay-
out.
- All the gate transistors are operated in the inverted mode. Not only
does this facilitate the use of low voltage supply for the circuit.
- The circuit requires no isolation unlike the previous digital ICs.
This facilitates higher packing density and also reduces the
fabrication cost, as fewer masks (e.g. only four) are required for the
complete process.
- Parasitics in the circuit are greatly reduced. This also improves the
operating speed of the IC.