5 views

Original Title: II Mid Bits for Students

Uploaded by Surya Mukesh

- Digital Electronics problems
- Digital Electronics Lab
- Power Craft Users Guide
- D Flip-Flop
- Flip Flop Mealy and Moore Model
- 2013 Wwk6 Counter 1 (Design of Counters)_portal_vg3
- r05220403-switching-theory--and--logic-design
- Infineon-Infineon-XC228X-DS-v02_01-en.pdf-DS-v02_01-EN.pdf
- Microsoft Word Faq in Vls
- ENGIN112 F06 Final Solutions
- Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM
- 4013 flip flop D.pdf
- EC1010_digital_systems.pdf
- Lab Sequential Circuits
- Courseoutlinhjgfe_ECE351
- Lab Manual Ec-230
- sram factors calculation.pdf
- 74ls192
- 01583983
- 74hc259.74hct259

You are on page 1of 9

A) 15 B) 28 C) 29 D) 30

2. Which of the following statement is true in the context of Noise Margin?

NMH=VOH−VIH, NMH=VOL−VIH, NMH=VOH−VIL, NMH=VOH−VOL,

A) B) C) D)

NML=VIL−VOL NML=VOH−VIL NML=VIL−VOH NML=VIH−VIL

In a certain logic family output logic high is between 3V to 5V and input logic high is between 2 V to 5V. Then,

3.

high noise margin is

A) 1V B) 2V C) 3V D) 5V

4. Which of the following logic circuit can be used to convert a Binary number to an Octal number

A) 2-to-1 Multiplexer B) A 8-to-3 Encoder C) A 3-to-8 Decoder D) 4-to-2Priority encoder

5. A 2-to-1 multiplexer can realize which of the following

A) only AND, NOT B) only OR C) only NOT D) AND, OR, NOT

6. The input of the D flip-flop in terms of external inputs J and K can be written as

A) D = JQn + KQn B) D = J’Qn + K’Qn C) D = JQ’n + K’Qn D) D = JQ’n + KQ’n

7. The input of the D flip-flop in terms of external inputs S and R can be written as

A) D = S + RQn B) D = S + R’Qn C) D = S’ + RQn D) D = S’ + R’Qn

8. The logic function depicting the behavior of the complementary output of T flip-flop is given by

A) Q’ = T XOR Q B) Q’ = T XNOR Q C) Q’ = T OR Q D) Q’ = T NOR Q

9. What would be the number of flip flops required for implementing synchronous Mod-999 counter

A) 999 B) 9 C) 10 D) 1024

10 Saw tooth wave form is a triangular wave form in which rise and fall time are_______

Equal

A) B) Different C) Undefined D) remains constant

A) LPF B) HPF C) Notch filter D) All of the above

12 IC 1408 is a ______ converter

A) ADC B) DAC C) Both D) none

13 Quadrature type oscillator is a circuit which oscillates the _________signals

A) Sine B) Cosine C) Both a and b D) none

14 Monolithic IC’s are available in ___________ Packages

Single In line Dual in line

A) B) C) Both a and b D) none

Package (SIP) package (DIP)

15 In MSI level required _________ logic gates and ________ transistors to design a chip.

300 to 3000 and

A) 3 to 30 and 100 B) 30 to 300 and 1000 C) D) 3 to 3000 and 10

100000

16 The TTL with totem pole output circuit is used to___________

Output impedance Output impedance Output impedance

A) B) C) D) none

increased decreased maintain constant

17 A standard TTL output can typically drive ________ inputs.

A) 11 15 B) C) 10 D) 20

18 The TTL maximum input voltage level in low state is________

A) Fan-in B) Fan-out C) Both a and b D) none

22

A) XOR B) NAND C) NOR D) AND

23

A) Decoder B) Encoder C) MUX D) DE-MUX

24

JK Flip -flop T Flip-Flop

A) SR Flip -flop B) D Flip- flop C) D)

25

A) Decoder B) Encoder C) Data selector D) none

26

A) Gates B) Flip-flops C) Both a and b D) none

27

A) Register B) Counter C) Sequential circuit D) Combinational circuit

28

74 X 139

A) 74 X 143 B) 74 X 157 C) 74 X 138 D)

29

A) Switch B) Inverter C) Gate D) None

30

A) 2V B) 3.5V C) 4.95V D) 5V

32. Which of the following is not a property of CMOS logic gates?

a. High switching speed b. Low static power consumption

c. High packing density d. High noise margin

a. AB +C’

b. (A+B)C

c. (AC+BC)’

d. (AB+C)’

An odd parity circuit with 2 n inputs can be built with __________ XOR gates.

a. 2n b. 2 n+1 c. 2 n−1 d. Log 2 (n)

XOR is known as

a. An even function b. An odd function c. Both even or odd function d.

None

Which of the following statements is true?

a. If gate voltage G = 0, NMOS transistor is ON, PMOS transistor is OFF

a. AND gate

b. OR gate

c. NAND gate

d. NOR gate

In a certain logic family output logic high is between 3V to 5V and input logic high is

between 2 V to 5V. Then, high noise margin is

a. 1V b. 2V c. 3V d. 5V

The number “00101110” when converted to BCD is

a. 01000110 b. 00100110 c. 01010100 d. Cannot be

determined

1 point

Delay for 128-bit Carry Look Ahead Adder is

a. 16 b. 32 c. 64 d. 128

a. 32 b. 64 c. 128 d. 256

For a 4-bit magnitude comparator, which compares two 4-bit numbers A and B, the Boolean

expression for finding A > B (A greater than B) is

a. A_GT_B = A3’ . B3’ + C3 . A2 . B2’+ C3 . C2 . A1 . B1’ + C3 . C2 . C1 . A0 . B0’

For a 4-bit magnitude comparator, which compares two 4-bit numbers A and B, the Boolean

expression for finding A < B (A less than B) is

a. A_LT_B = A3’ . B3 + C3 . A2’ . B2 + C3 . C2 . A1’ . B1 + C3 . C2 . C1 . A0’ . B0

b. Binary to Gray code converter

c. Gray code to Binary code converter

d. None of these

b. Binary to Gray code converter

c. Gray code to Binary code converter

d. None of these

a. AND gates and OR gates b. NAND gates and Inverters

c. AND gates and Inverters d. OR gates and Inverters

If we are using only 2-to-4 decoders with enable inputs to realize a 4-to-16 decoder, the

number of 2-to-4 decoders needed is

a. 4 b. 5 c. 6 d. None of the given options

If I want to implement a logic circuit using a single logic gate that takes two inputs A and B

and gives an output ‘1’ if A is equal to B, else gives an output ‘0’, which of the following

logic gate should be used?

a. AND gate b. OR gate c. XOR gate d. XNOR gate

1 point

The Binary equivalent of the Gray code 1101 is

a. 1101 b. 1001 c. 1010 d. 0110

1 point

The Gray code equivalent to the Binary code 1111 is

a. 0000 b. 1010 c. 1000 d. 0001

1 point

The XS3 code equivalent to the BCD code 0110 is

a. 1001 b. 1010 c. 0101 d. 0110

1 point

The BCD code equivalent to the XS3 code 0100 is

a. 0101 b. 0001 c. 0000 d. 1100

Identify the circuit shown in the figure.

b. Negative edge triggered D Flip Flop where X is input, Y is clock, Q is output

c. Positive edge triggered D Flip Flop where Y is input, X is clock, Q is output

d. Negative edge triggered D Flip Flop where Y is input, X is clock, Q is output

An SR-latch is created using only two NOR gates with S and R inputs feeding one NOR gate

each. If both S and R inputs are set to one, the outputs will be

a. Q and Q' both 1 b. No change in circuit output

c. Q and Q' both 0 d. Q and Q' complementary to each other

Serial inputs are applied in the following manner to the J-K flip flop through AND gates as

shown in the figure. What would be the resulting serial data that would be present at the

output Q? There is one clock pulse for each bit time. Assume that Q is initially 0. Preset and

Clear signals are always high. The input bits are applied from left to right.

a. Q : 0 0 1 1 0 0 0 b. Q : 1 0 1 1 0 0 0 c. Q : 0 0 1 1 1 1 1 d. Q : 0 0 0 1 0 0 0

A positive edge triggered D flip flop is connected as shown in the figure below. What would

be the Q output in relation to the clock? Assume Q is initially 0.

Consider the 1:4 demultiplexercircuit shown below. What would be the output bits for input

condition S0 = 1, S1 = 1 and Din = 1?

a. Y0 = 0, Y1 = 1, Y2= 1, Y3 = 1

b. Y0 = 0, Y1 = 0, Y2= 0, Y3 = 1

c. Y0 = 0, Y1 = 0, Y2= 1, Y3 = 0

d. Y0 = 0, Y1 = 0, Y2= 1, Y3 = 1

Consider the circuit shown below. Which of the following statements is true?

b. The circuit would hold the previous state for S = 0, R = 1.

c. The circuit would hold the previous state for S = 1, R = 1.

d. The circuit would never be able to hold the previous state under

any condition.

a. Bidirectional Buffer

b. De-multiplexer

c. Multiplexer

d. Encoder

a. Race around condition occurs in a JK latch when both the inputs are one.

b. A flip flop is used to store one bit information.

c. A transparent latch is D-type flip-flop with enable (level triggered) in place of a clock.

d. Master-slave configuration is used in flip-flop to store two bits information.

The logic function depicting the behaviour of the complementary output of JK flip-flop is

given by

a. Q’ = J’Q’ + KQ b. Q’ = JQ’ + K’ Q c. Q’ = J’K’ d. Q’ = J’K’ + Q

- Digital Electronics problemsUploaded bychintu333
- Digital Electronics LabUploaded byJuno Hera Magallanes Huyan
- Power Craft Users GuideUploaded byJosh Brown
- D Flip-FlopUploaded bySwati Kasht
- Flip Flop Mealy and Moore ModelUploaded bysurajpb1989
- 2013 Wwk6 Counter 1 (Design of Counters)_portal_vg3Uploaded byAlips Turner
- r05220403-switching-theory--and--logic-designUploaded bySRINIVASA RAO GANTA
- Infineon-Infineon-XC228X-DS-v02_01-en.pdf-DS-v02_01-EN.pdfUploaded byДрагиша Небитни Трифуновић
- Microsoft Word Faq in VlsUploaded by2vij
- ENGIN112 F06 Final SolutionsUploaded byMahendra Reddy J
- Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAMUploaded byg_vasumails71579
- 4013 flip flop D.pdfUploaded byDaniela Herrera
- EC1010_digital_systems.pdfUploaded byforghan
- Lab Sequential CircuitsUploaded byMu'izz Kahar
- Courseoutlinhjgfe_ECE351Uploaded byAidil Afif
- Lab Manual Ec-230Uploaded bySidhan
- sram factors calculation.pdfUploaded byAkhileshAlexGoyal
- 74ls192Uploaded byCristina H. Hernandez
- 01583983Uploaded byAshok Sihag
- 74hc259.74hct259Uploaded bydanny3m
- 74HC4351Uploaded bymahbub_32
- Third Homework AssignmentUploaded byTara Shankar Chakraborty
- low powerv cmosUploaded bypra
- Flip-flopUploaded byTanuj Gupta
- r059210203-switching-theory-and-logic-designUploaded bySrinivasa Rao G
- 11-2Uploaded byErshad Shaik
- FlipUploaded bySoni Ya
- 2005-electronic-design-Simulation-Mismatches-foul-up-verification.pdfUploaded byNikhil Manukonda
- SM-4.1 review_sequantiallogiccircuit.pdfUploaded byIda Bagus Yudistira Anggradana
- 24c01Uploaded byMarinaBogao

- STAUploaded byMoon Sadia Dipthee
- vlsisamplepaperUploaded bySouvik Chakraborty
- gh_vhdl_lib_3_43Uploaded byonebigfoot
- Article 1 on Synchronous CountersUploaded byavinashrocks
- 20140120Uploaded byShinjaKarasumori
- CPFUploaded bycknishu
- IC and ECAD labUploaded byVeerayya Javvaji
- 3 Bit Sync CounterUploaded bymonzurac
- RTAXS_DS_0810Uploaded byshaltzman38
- 89c51Uploaded byMohammed Salman
- syUploaded byvaibhavbdx
- Pulse and Digital Circuits labUploaded byKrishna Chaitanya T
- syllabusUploaded bypranay
- Hanna and Haskell(D2-4)Uploaded byardser
- Digital Lab ManualUploaded bySaravanan Jagan
- TCBCUploaded byhmbx
- VHDL-Lab6Uploaded byamreshjha22
- 53196166 Minor ReportUploaded byKapilachander Thangavel
- DS1603Uploaded byjnax101
- MCA SyllabusUploaded byPoovannanManivannan
- Clock domain crossingUploaded byMukesh Panda
- Conmed 7550 ESU - Service ManualUploaded bydimmestkidder
- Ict Peel18cv8 Data Sheet v2Uploaded bySubrato Das
- Altium FPGA Generic Library GuideUploaded byApoorva Bhatt
- 16120651 Fingerprint Authentication With 8051Uploaded byAbhishek Jain
- Question Bank DsdUploaded byJithinmvijayan Vijayan
- OCVstinks MattWeber SLEUploaded byvlsi_asic
- Syllabus-First-Year-IIIT.pdfUploaded byKrishna Mishra
- VLSI Workbook 2015 Modified January2015Uploaded bybasela2010