0 Up votes0 Down votes

1 views6 pagesApr 03, 2019

10494-16814-1-SM.pdf

© © All Rights Reserved

PDF, TXT or read online from Scribd

© All Rights Reserved

1 views

10494-16814-1-SM.pdf

© All Rights Reserved

- 8- Design Control Simulation
- Tuning of Industrial Control Loops
- Real-Time DC Motor Position Control by Fuzzy Logic and PID Controllers Using Labview
- Corripio, Armando B.-tuning of Industrial Control Systems-IsA (2001) (1)
- 1558Industrial Process THEIS
- Control Engineering
- Eee 550 – Advanced Control Systems November 2008
- v45-55
- Introduction & ref exp 3 PDC.docx
- Pneumatic Controllers
- Trane PID Control in Tracer.pdf
- Design of Fractional-Order PIlDm Controllers With an Improved
- 02_Introduction to the NI LabVIEW Control Design and Simulation Module.pdf
- Pid Controlled
- 1-s2.0-S0307904X0800187X-main (1)
- 5.TemperaturecontrolwaterbathcontrolsystemusingPIDcontroller
- 1. MEC522 PBL ArduinoDC MotorEncoder Close Loop
- Improving aeration control at the Ljubljana wastewater treatment plant
- Tuning of PID Controllers for Boiler-turbine Units
- Fixing PID

You are on page 1of 6

ISBN: 978-1-60595-378-6

Shi-kui XIEa, Sheng-nan JIb, Jie-tao WUc, Pei-gang LId and Chao-rong LIe†

Department of Physics and Key Laboratory of ATMMT Ministry of Education Zhejiang

Sci-Tech University

Hangzhou 310018, China

a694335975@qq.com, b522699740@qq.com, c513731862@qq.com, dpgli@zstu.cn,

e

crli@zstu.edu.cn

PID controller has been widely used in many different areas such as power systems, drives

control, automotive mechatronics, aerospace, process control, and robotics. Recently, FPGA

(field programmable gate array) has become an alternative solution for the realization of digital

control algorithm systems. In this paper FPGA-based incremental PID (Proportional, Integral,

Derivative) controller is designed and simulated. After the analysis of PID control algorithm,

VerilogHDL language is used to design the software programs. Simulation results show the

effectiveness and feasibility of the proposed method.

1. Introduction

PID controller consist of proportional unit, integral unit and derivative unit is used

for closed loop automatic control technology. The clear structure and adjustable

parameters make the PID controller suitable for all kinds of control objects [1-3]. The

main idea of it is to set up a mathematical model that describing the dynamic

characteristics of the system according to the requirement of controlling. PID control

is based on proportional control; and integral control can eliminate steady state error,

but it may increase overshoot; differential control can speed up the response speed of

large inertial system and decrease overshoot. By adopting the control strategy of

adjusting proportion, differential and integral parameters, the optimum system

response and control effect are achieved. However, with the method above we can

not completely avoid the damaging effects of the running fly and computer

malfunction to the whole control system when use a microprocessor. Luckily, the

appearance of FPGA(field programmable gate array) provides a new method for the

design of PID controller. High integration, small size, low power consumption, high

reliability and flexible design method make it repeated programmable, repeated used

and even practical SOC(System On Chip). Recently, FPGA have become an

alternative solution for the realization of digital control algorithm systems, which

were previously dominated by general-purpose microprocessor systems. Another

375

advantage of FPGA-based platforms is their capability to execute concurrent

operations, allowing parallel architectural design of different digital controller

systems. The architectures are implemented in FPGA EP4CE6E22C8N (Cyclone IV

Family of company Altera) which delivers an optimal balance of low risk, low cost,

and low power cost for this applications.

The complete PID control expression is:

1 det

u t k P et et dt Td

t

Ti 0 dt

(1)

In the digital control system, the realization of the PID control algorithm must

be discredited by the numerical approximation method. Addition instead of integral,

backward differential instead of differential, the simulation PID algorithm is

discredited into difference equations. After calculation, we get:

Where the coefficients kI, kD, and kp,ki,kd are evaluated by the expressions:

k PT k T

kI , k D P d , k p k P k I k D , ki k P 2k D , k d k D

Ti T

From Eq. (3), it can be seen that the incremental control algorithm is only

related to the last three sampling values, without a large amount of data storage and

accumulation, and not easy to cause accumulation of error, small amount of

computation and good real-time performance. Therefore, we made the top-level

design as is shown in figure 1. There are three modules in this project. The

implementation process of each module is described in details. The software

programming environment used is Quartus II, and the simulation tool is

modelsim-altera. VerilogHDL language is used during the programming.

Figure 1. Three modules: piancha, val and pwm of the PID top-level design.

376

2.1.Module piancha

The first module piancha as is shown in figure 1 was designed to get the error

between the given value tar_te and the A/D conversion of the resulting feedback

value tes_te, and then pass it to the subsequent modules to deal with. After the reset

operation, the internal designed counter register counts every rising edge of clock

pulse. The difference between tar_te and tes_te was get when counting to the end of

sampling period. At the second sampling point, e(k) was passed to e(k-1), then get

refreshed. And at the third sampling point, e(k-1) was passed to e(k-2), e(k) was

passed to e(k-1) and then get refreshed again. The simulation waveforms are shown

in Figure 2. It can be seen that this module is feasible and effective.

2.2.Module val

The function of the second module val as is shown in figure 1 is to create the duty

cycle of PWM waveform. Calculation is based on the value e(k), e(k-1) and e(k-2)

delivered by the module piancha. The picture shows every step of the calculation

process in figure 3. In this module, subtraction is used according to Eq. (3). We have

two ways to deal with it. The first method is to use complement arithmetic algorithm.

The other way is to use the signed operator that is supported by VerilogHDL since

2001. The MSB( Most Significant Bit) of the data is used as a symbol to carry out

operation. It is convenient for the dealing of the signed data[4][5]. We choose the

second method to calculated data at the same frequency with module piancha.

Simulation waveform is shown in figure 4 from which it can be seen that this

module can calculate the correct value according to Eq. (3).

377

Figure 3. The specific steps of calculating from the errors to the variety of duty cycle.

2.3.Module pwm

Module pwm is relatively simple. Its role is to output the PWM signal according to

the duty cycle delivered by module val. There is a built-in counter, when the counter

value is less than val, the port PWM is set high, otherwise low. The waveforms in

figure 5 show that no matter how val changes, the output port is high when the count

value is less than val. Each pulse of cnt_test in the figure represents a condition that

the counter value is 2000000, and to be set 0.

After combining the three modules and the preparation of top-level documents and

engineering documents, the whole control system can be simulated by the test file.

The proportion, integral and differential coefficients are selected as kp=3,ki=2 and

kd=1 as an example. Clock frequency is selected as 50MHz. We can observe the

system response by analysis the simulation waveform of the whole system illustrated

378

in figure 6. The tar_te, tes_te, te_test and val_test in the picture respectively represent

set value, sampling value, e(k) and PWM duty cycle (val) .

Figure 6. simulation waveform of PID control system.

As the waveforms shown, when the sample value (1000) is less than the set

value(5000), the val output from the PID controller is gradually increased until e(k)

is equal to 0 or negative. After that, the sampling value(8000) is greater than the set

value(5000) because of that the inertia of the system, e(k ) in the graph changing into

a negative value, and the PWM duty cycle becomes smaller along with the reduce of

val calculated according to Eq. (3). Obviously, adjustment of PWM duty cycle has a

certain delay than the change of e(k). Therefore, there will be overshoot and

damped oscillation. The purpose of proportional control is to eliminate the error as

soon as possible, but it will introduce larger overshoot and larger instability. The

introduction of integral control can largely reduce the steady-state error. Differential

control can reduce overshoot and improve stability. In engineering, the parameters

can be flexibly adjusted to get better control effect.

4.Conclusions

FPGA have the advantage of integration, high speed, low power, algorithm

implemented by hardware circuit. In this paper, the digital circuit is designed based

on FPGA. It could improve the operation speed and reliability of the controller. With

the development of technology, FPGA is bound to play an increasingly important

role in the field of auto-control.

Acknowledgments

This work was supported by Natural Science Foundation of China (Nos.51172209

and 91122022), and by the Program for Changjiang Scholars and Innovative

Research Team in University.

References

1. R. Chen, and L. Chen, System Design Consideration for Digital Wheelchair

Controller, IEEE Trans. On Industrial Electronics, 47, (2000) 898-907.

379

2. F. Michaud, and D. Letoumeau, Mobile robot that can read symbols, IEEE

International Symposium on Computational Intelligence in Robotics and

Automation, 29 (2001) 338-343.

3. I.E. Paromtchik, U. Rembold, A practical approach to motion generation and

control for an omnidirectional mobile robot, IEEE International Conference on

Robotics and Automation, 4 (1994) 2790-2795.

4. Weijun Hui, Zhaojun Shen, Operation of numbers with symbols by verilog,

Modern Electronics Technique. 38 (2015) 161-163.(In Chinese)

5. Y.F. Chan, M. Moallem and W. Wang, Design and Implementation of Modular

FPGA-based PID Controllers, IEEE trans. on Industrial Electronics,

54(2007)1898-1905.

380

- 8- Design Control SimulationUploaded byahmed4665
- Tuning of Industrial Control LoopsUploaded byptprabakaran
- Real-Time DC Motor Position Control by Fuzzy Logic and PID Controllers Using LabviewUploaded byvikalp gupta
- Corripio, Armando B.-tuning of Industrial Control Systems-IsA (2001) (1)Uploaded bywa_moreira
- 1558Industrial Process THEISUploaded byssuthaa
- Control EngineeringUploaded byprasannasnl
- Eee 550 – Advanced Control Systems November 2008Uploaded byKumaraguru Rau
- v45-55Uploaded byDavid Debono
- Introduction & ref exp 3 PDC.docxUploaded byHaziq Azli
- Pneumatic ControllersUploaded bypavan_1988
- Trane PID Control in Tracer.pdfUploaded bySureshkumar Alagarsamy
- Design of Fractional-Order PIlDm Controllers With an ImprovedUploaded bypremkumarreddy_n4922
- 02_Introduction to the NI LabVIEW Control Design and Simulation Module.pdfUploaded bykishan1234
- Pid ControlledUploaded bypratik chakraborty
- 1-s2.0-S0307904X0800187X-main (1)Uploaded byAhmad Hajivand
- 5.TemperaturecontrolwaterbathcontrolsystemusingPIDcontrollerUploaded bySanjana Sanju
- 1. MEC522 PBL ArduinoDC MotorEncoder Close LoopUploaded byHaziq Pazli
- Improving aeration control at the Ljubljana wastewater treatment plantUploaded byEnrique Martinez
- Tuning of PID Controllers for Boiler-turbine UnitsUploaded byAli Almisbah
- Fixing PIDUploaded byGeorge Markas
- Process Control LabUploaded bymirdza94
- Temp Control Che LabUploaded byStephanie Somongcad
- Dissertation JHGUploaded bycn_ngahug
- PID ControlUploaded bySyafRizal
- Simulation of Hydroelectric System ControlUploaded bystipe_curlin5242
- LFQ in two area interconnected systemUploaded bySal Excel
- ttttttUploaded byRakeshKumar
- Fuzzy based Supervision of DC link PI Control in a DSTATCOM-2008Uploaded byLakshmi Pathi
- Vacon-20-Quick-Guide-DPD00511F1-UK.PDFUploaded byTanuTiganu
- PwrCntlAssignment2011Uploaded byMartin Whitbread

- PIC MicrocontrollersUploaded byRamaDinakaran
- PIC Microcontrollers.pptxUploaded byRamaDinakaran
- 16CI622_CoursePlanUploaded byRamaDinakaran
- ZUPTUploaded byRamaDinakaran
- lab5aUploaded bymohsinslatch
- lesson14et438aUploaded byعلي كامل الاسدي
- A Quick Introduction to Sliding Mode ControlUploaded byJitendra Kumar Goyal
- Experiment 1Uploaded byRamaDinakaran
- 2014_04_msw_a4_format.docUploaded bysunnyday32
- 10494-16814-1-SM.pdfUploaded byRamaDinakaran
- VHDL_SS09_Teil06Uploaded byKrishnakumar Somanpillai
- adc_fpgaUploaded byVishal Mehta
- Z.zarkovfullpaper ELMA2015 v.5Uploaded byRamaDinakaran
- sensors-15-16448Uploaded byRamaDinakaran
- ISSTT2015 Template Word-AUploaded byRamaDinakaran
- ISSTT2015_Template_Word-a.docxUploaded byRamaDinakaran
- IEEEXploreUploaded byRamaDinakaran
- A 32 BIT MAC Unit Design Using Vedic MulUploaded byRamaDinakaran
- A_32_BIT_MAC_Unit_Design_Using.pdfUploaded byKasi Srinivasa Rao Arumandla
- Experiment1.docxUploaded byRamaDinakaran
- Stability AnalysisUploaded byRamaDinakaran
- Observer DesignUploaded byRamaDinakaran
- Experiment 4Uploaded byRamaDinakaran
- experimentUploaded byRamaDinakaran
- CI Lab Expt4Uploaded byRamaDinakaran
- CI Lab Expt2Uploaded byRamaDinakaran

- OVDT vs CRT - GeneralUploaded byjaiqc
- 100-uCOS-III-NXP-LPC1768-001Uploaded byAntonello Stella
- Ee 2254 Linear Integrated Circuits and Applications Anna University Previous Year Question PaperUploaded bykibrom atsbha
- Dongan-Industrial-Control.pdfUploaded byElmar Syvill Ucat
- Thermal Characterization of Packaged Semiconductor DevicesUploaded byRichard Lo
- Blitz FATT DC InstallationUploaded byDave_B
- Final Exam SOLUTION Sem2!11!12_answerUploaded byAnto Senduk
- LA-3732P IBL80 rev.0.1Uploaded byPaco Chaves
- Beta decay - Wikipedia, the free encyclopedia.pdfUploaded byThilini Baduge
- Poweredge-840 Owner's Manual en-usUploaded byzahidhcm7190
- Network Filters Transmission LinesUploaded bymaacpie8353
- Bottle Filling System [Vpat-04sie]Uploaded bytennisfan123
- 12E123.docUploaded byMuthumeena Baskar
- 5000-5020_enUploaded bycebay
- 3Uploaded byapi-310503032
- Engineering Books DocUploaded byBen Cheng
- MCWP 3-40.5Uploaded bysergey62
- Analog Smart Motor Drive ApplicationUploaded byPankaj D Patel
- Grabador Para TexasUploaded bySerchu_29
- v044Uploaded bypeydayesh
- CB360_DC_DS_en_V10Uploaded byPatricio Antonio Cortés Peña
- TLE 9 Project Worksheet.docxUploaded byEdmon Fabregas
- 1027404_F BiPAP Focus Operators ManualUploaded bydayressr71
- atdUploaded byNITHYA MOHANAN
- Kompresory-Kaeser-SFC-T.pdfUploaded bywoles101
- Power Quality Improvement Using Active and Passive Power FiltersUploaded bydimitaring
- Why AM is Used for Long Distance CommunicationUploaded bySri Murthy
- Future Mobile Messaging OTTUploaded byJovo Mirkovic
- ST75-Brochure-RevJ (2011)Uploaded byjakkyjery
- Koenigsegg_2014_One1Uploaded byZahir Ummer Zaid

## Much more than documents.

Discover everything Scribd has to offer, including books and audiobooks from major publishers.

Cancel anytime.