0 views

Uploaded by vijaya saraswathi jayakumar

assignment 1 soln NPTEL

- Lesson 5 - Computer
- MCA Int) I July 2015 Yellow 85
- Microprocessor Notes
- Instruction Set 8086
- Shortcuts explanations in hardware and software
- Hardware Support For Secure Processing In Embedded System
- Shiv Ani
- Chapter 03 8086 Addressing Modes
- RTN for SRC Instructions 1-Bus
- MINOR PROJECT PPT
- EMBEDDED SYSTEMS
- Embedded Controllers Using C and Arduino
- Addressing Mode
- M116C_1_M116C_1_lec07-mc
- Lecture1 zelalem
- mpmc cse ppt.pdf
- Traning report on PCB designing
- Computer Maint Week 9
- 3 4 Comp Architecture MeasPerformance
- 03INEL4206

You are on page 1of 10

Assignment- Week 1

TYPE OF QUESTION: MCQ

Number of questions: 15 Total mark: 15 X 1 = 15

______________________________________________________________________________

QUESTION 1:

Which of the following statements is TRUE regarding the directionality of the buses on a

microprocessor that has the following composition?

Correct Answer: d

Detailed Solution:

Since A0-A7 is a dedicated address bus, it is unidirectional where the address contents are sent

from the microprocessor to the memory unit. However, A8-A11 is bidirectional because of the

fact that it is a multiplexed address/data bus, where both the address and data can be sent

alternately. Similarly, D0-D3 is bidirectional as it is a dedicated data bus.

______________________________________________________________________________

QUESTION 2:

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

The number range in the decimal number system that can be represented using a 6 bit 2’s

complement representation is

a. -32 to 32

b. -32 to 31

c. -31 to 32

d. -32 to 32

Correct Answer: b

Detailed Solution:

______________________________________________________________________________

QUESTION 3:

A processor has the size of its Read Only Memory (ROM) to be 8kB. If ROM chips of size 1kb

are only available, how many such chips are required to realize the ROM of the processor?

Also, what is the minimum number of address lines required to realize the ROM? (Notation:

b – bit, B – Byte)

a. 64, 13

b. 8, 13

c. 64, 8

d. 8, 8

Correct Answer: a

Detailed Solution:

8kB (eight kilo bytes) can be written as 8k×8 bits, which is equal to 2 3 ×210×8 bits. If the size of

available ROM chips is 1kb (one kilo bits), which is 210×1 bits, a total of (23×210×8) / (210×1) = 64

such chips is necessary to realize the ROM. Since the number of locations in the ROM is 2 3 ×210,

which is 213, 13 address lines are required to realize the ROM of size 8kB.

______________________________________________________________________________

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

QUESTION 4:

Which of the following sequence of operations conforms to an instruction cycle?

Correct Answer: c

Detailed Solution:

The first operation in an instruction cycle is Fetch, where the processor fetches the instruction,

as well as the corresponding data. The second operation in an instruction cycle is Decode,

where the processor decodes the instruction that has been fetched. The third operation in an

instruction cycle is Execute, where the processor executes the instruction with the instruction

that has been decoded.

______________________________________________________________________________

QUESTION 5:

A microprocessor has a 16-bit address bus A15–A0, where A15 is the MSB and A0 is the LSB,

and a 64KB of memory. Unfortunately, two address lines, namely A13 and A6 have become

faulty and are stuck at logic 0. In such a situation, which of the following address locations

cannot be accessed in the memory?

a. 0000H

b. 1FFFH

c. 1F1FH

d. None of the above

Correct Answer: b

Detailed Solution:

Since the address lines A13 and A6 have become faulty and are stuck at logic 0, they can never

be logic 1. Thus, any address value with logic 1 present at these two address lines cannot be

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

accessed in the memory. Following enumeration elaborates the address locations of each

option and mentions its accessibility. Here, the bold digits correspond to the address lines A13

and A6. A correct option needs to have at least one of these two values to be logic 1.

Since the address 1FFFH has logic 1 at the address line A6, it cannot be accessible.

____________________________________________________________________________

QUESTION 6:

The decimal equivalent of (F4C)16 is

a. 4214

b. 3916

c. 3924

d. 3950

Correct Answer: b

Detailed Solution:

F × 162 + 4 × 16 + C

= 15 × 256 + 4 × 16 + 12 = 3916

______________________________________________________________________________

QUESTION 7:

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

A processor has a memory address range of 00000H – 3FFFFH. If the processor has a read only

memory (ROM) of size 64k bytes with a starting address of 0000 H, and assuming that it is

mapped onto a 2-fold folding addressing scheme, determine the range, as well as the size, of

the remaining memory in the processor. Also, determine the number of address lines in the

processor.

Correct Answer: c

Detailed Solution:

With a starting address of 0000H and a size of 64k bytes, the memory address range of the ROM

is 0000H – FFFFH. Since the ROM is mapped using a 2-fold folding addressing scheme, the

memory address range extends to 00000H – 1FFFFH. Thus, the remaining memory addressing

range of the processor will be 20000H – 3FFFFH, and its size is 128k bytes. Since the memory

address range of the processor is 00000H – 3FFFFH, the maximum size of the memory is 256k

bytes, which states the number of address lines to be 18.

QUESTION 8:

The decimal equivalent of (1001.011)2 is

a. 9.375

b. 9.325

c. 10.375

d. 10.325

Correct Answer: a

Detailed Solution:

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

= 9.375

______________________________________________________________________________

QUESTION 9:

What is the binary equivalent of the fractional decimal number (27.1875)10?

a. (11011.1101)2

b. (11011.0011)2

c. (11101.1001)2

d. (11011.0001)2

Correct Answer: b

Detailed Solution:

At first, split the decimal number to non-fractional part and the fractional part

27.1875 = 27 (non-fraction) + 0.1875(fraction)

Binary equivalent of 27 = 11011

To convert the fraction

0.1875 × 2 = 0.375

0.375 × 2 = 0.75

0.75× 2 = 1.5

0.5× 2 = 1.0

Thus (0.1875)10 = (0.0011)2

______________________________________________________________________________

QUESTION 10:

The fractional binary number (0.11)2 has a decimal value of

a. (¼)10

b. (½)10

c. (¾)10

d. None of the above

Correct Answer: c

Detailed Solution:

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

______________________________________________________________________________

QUESTION 11:

Possible values of x and y satisfying (2x)5 = (3y)6 are

a. x=9, y=1

b. x =8, y=1

c. x =1, y=9

d. None of these

Correct Answer: d

Detailed Solution:

(2x)5 = (3y)6

2*5 + x = 3*6 + y

x–y = 8

Further, since digits for a number system with base d can only range from 0,1,….,d-1.

Hence, we can see no possible combination of x and y can make the equation true.

______________________________________________________________________________

QUESTION 12:

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

Which of the following represents the Sum of Products expression for the function

f(W, X, Y, Z) = ∑(0,1,3,5,14) + d(8,15)

a. W’Y’Z + W’X’Z + W’X’Y’ + X’Y’Z’

b. W’Y’Z + W’X’Y’ + WXY + X’Y’Z’

c. W’Y’Z + W’X’Z + WXY + W’X’Y’

d. W’Y’Z + W’X’Z + WXY + W’X’Y

Correct Answer: c

Detailed Solution:

______________________________________________________________________________

QUESTION 13:

What are the minimum number of 2-input NOR gates required for implementing a 2-input XNOR

function?

a. 3

b. 4

c. 5

d. 6

Correct Answer: b

Detailed Solution:

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

____________________________________________________________________________

QUESTION 14:

Which of the following statements is true?

a. Carry Look Ahead adders are faster than Ripple Carry Adder and require more logic

resources compared to Ripple Carry Adder.

b. Carry Look Ahead adders are slower than Ripple Carry Adder and require less logic resources

compared to Ripple Carry Adder.

c. Carry Look Ahead adders are faster than Ripple Carry Adder and require less logic resources

compared to Ripple Carry Adder.

d. Carry Look Ahead adders are slower than Ripple Carry Adder and require more logic

resources compared to Ripple Carry Adder.

Correct Answer: a

Detailed Solution:

Carry Look Ahead adders are faster than Ripple Carry Adder and require more logic

resources compared to Ripple carry adder

______________________________________________________________________________

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

QUESTION 15:

While executing a particular instruction following control signals are activated at different clock

cylces. Identify the possible executed instruction.

t1 : Enablepc , Memoryread

t2 : LoadIR

t3: Decode, Incrementpc

t4 : LoadW, EnableIR, EnableW , Memorywrite

t5: EnableW, Memorywrite , EnableR3

a. Load R3,2000

b. Store R3,2000

c. Store R2,3000

d. Load R2,3000

Correct Answer: b

Detailed Solution:

Store R3,2000 stores the value of R3 in memory address location 2000. For that we need to activate

memory write signal and enable R3 register as shown in clock cycle t5.

______________________________________________________________________________

************END*******

- Lesson 5 - ComputerUploaded bymasston ford
- MCA Int) I July 2015 Yellow 85Uploaded byUnknown
- Microprocessor NotesUploaded byMag Creation
- Instruction Set 8086Uploaded byS RAVI
- Shortcuts explanations in hardware and softwareUploaded byNassim Ghrayib
- Hardware Support For Secure Processing In Embedded SystemUploaded byKomagan GV
- Shiv AniUploaded byShivani Garg
- Chapter 03 8086 Addressing ModesUploaded bybiruk
- RTN for SRC Instructions 1-BusUploaded byprofessor_cuong
- MINOR PROJECT PPTUploaded byRanjeet Singh Yadav
- EMBEDDED SYSTEMSUploaded byRavishankar
- Embedded Controllers Using C and ArduinoUploaded bymihai_agape93
- Addressing ModeUploaded byinayat786
- M116C_1_M116C_1_lec07-mcUploaded bytinhtrilac
- Lecture1 zelalemUploaded bytesfu
- mpmc cse ppt.pdfUploaded byRavi Chander
- Traning report on PCB designingUploaded byhk df
- Computer Maint Week 9Uploaded byRhoda Sanchez
- 3 4 Comp Architecture MeasPerformanceUploaded bytesfu
- 03INEL4206Uploaded bymythulasi
- 11 Split Up CS (Splitup -2018-19)Uploaded byPreya Muhil Arasu
- 03 System ArchitectureUploaded byAashita Irani
- Xtensalx Overview HandbookUploaded byRafael Andrade
- 55330501-Assembly-Language-Programming-With-the-Commodore-64.pdfUploaded bybandihoot
- - The 5 Love Languages of Children by Gary Chapman and Ross CampbellUploaded byaysteph3
- What is Parallel ComputingUploaded byAbhiraj Gupta
- mbsd_l2Uploaded byvikash
- Unit II 16 Bit Microprocessor Architecture 9Uploaded bysinghrps84
- 8085 IntroUploaded bysandy101026
- ADP3205Uploaded bySURESH CHANDRA ROUT

- column layered decoding.pdfUploaded bylakkepogu
- Low Power Design of Wallance Tree MultiplierUploaded byIAEME Publication
- DCS-2 Practical File part-1 (153)Uploaded byykr007
- EC2203 U Q BankUploaded byvlsi_satheesh
- A Pipeline VLSI Architecture for High-Speed_Computation of the 1-D Discrete Wavelet TransformUploaded byritts1
- De Lab ManualUploaded byarunkumar
- An Overview of Motorola DSP563XX ProcessorsUploaded byS G ShivaPrasad Yadav
- ssc syllabus for comp sc.Uploaded bysujoymondal87
- Digital q BankUploaded byMuhamad Faizal
- 54-098Uploaded bymarut1999
- vhdl introductionUploaded byecemurali21
- Fritz 2017Uploaded byVijayakumar S
- Aljabar BoleanUploaded byEko Yang Tak Seberapa
- Analysis of 8 X 8 BitUploaded byDwarakaManeekantaAddagiri
- 4 Bit Bcd Adder AbstractUploaded bySrinivas Srinu
- Test 3 SolutionsUploaded byMr K
- msmUploaded byhumnaharoon
- LIC Lab modUploaded bydonismail
- Question BankUploaded bySarika Vadivelan
- Dd Vahid Slides Ch9 Sep28 2006 FVUploaded byCarlos E. Viana
- ECE-227 Lab Manual 08192013Uploaded byEvan Enderle
- WalUploaded byRanjith Reddy
- De Lab ManualUploaded bygopiikrishna
- try Area-Delay Efficient Binary Adders.pdfUploaded byBakkiya Raj
- ECE131Uploaded byHarmanWalia
- Optical Quadruple Feynman Gate using SLM and Savart PlateUploaded byEditor IJRITCC
- EECC630_project_061Uploaded byBruno Silva
- ch04Uploaded byRahul Gupta
- Chapter 1Uploaded byAnoop Sharma
- Floating Point MultiplierUploaded byRutul Patel