198 views

Uploaded by MyWBUT - Home for Engineers

Suggestion Paper or EC 312 – DIGITAL ELECTRONICS & LOGIC DESIGN, for more suggestion papers, visit - http://www.mywbut.com/

save

- (Counter) paper_1_7967_163.pdf
- cribsheet_elec3500
- Summary of the Types of Flip
- 4017 & 4026
- Synchronization and Edge-Detection_doulos
- Digital Logic Circuits Objective Questions
- Lecture 4 - Flip Flops and Basic Flip Flops Based Systems
- Ds Module3 p1
- EXPERIMENT NO 10.docx
- DLC Apr 2010 Question paper
- Abdur Rahman Odd 2012 Subjects de PE
- Sequential Circuits
- FE Counters Topic 3
- VHDL Sequential
- 7 - More Flip-Flop Circuits.pdf
- Ec303 Practical 3
- DDCA_Ch3 - Class8
- Lab_4.pdf
- Time Borrowing
- 11280
- 55157195-IC-LAB-REC
- hef4040b 12-stage binary counter.pdf
- FLIPFLOPS
- Finale Cad Lab Manual
- 1983-07_HP Journal Papers
- 3-8 Decodificador 74HC137 PHILIPS
- Digital Electronics
- seeqeuntial ckt.
- counter
- Hari Kumar(2)
- TEXCAVATOR 2013 Committee.
- Computer Number Systems, Approximation in Numerical Computation
- HU501 Economics for Engineers
- CS504C (FE) Digital Signal Processing
- Chapter 2 - Probability and Random Variables
- Interpolation
- CS504A (FE) Circuit Theory & Networks
- NOTICE FOR B.Tech – 4th year, 2013 PASSING OUT BATCH
- CS503 Discrete Mathematics
- CS504B (FE) Data Communication
- Chapter 1 - Representation of Signals
- System of Linear Equation
- Euler’s method, Runge Kutta methods, Predictor-Corrector methods
- CS502 Microprocessors & Microcontrollers
- CS501 Design and Analysis of Algorithm
- Circuit Theory Suggestion Paper
- WBUT 7th Semester Routine 2010
- WBUT 5th Semester Routine 2010
- Sample Resume 2
- Suggestion Paper for CS521 - Formal Language & Automata Theory
- Suggestion Paper for CS503 - Design and Analysis of Algorithm
- WBUT 3rd Semester Routine 2010
- Sample Resume 3
- Suggestion Paper for M (CS) – 312 NUMERICAL METHODS & PROGRAMMING
- Sample Resume 1
- Suggestion Paper for EI 302 – ELECTRONIC MEASUREMENT & INSTRUMENTATION
- Data Structure Suggestion Paper
- Suggestion Paper for IT 501 - Object Technology & UML
- Sample Resume 4 for Fresh Engineering Graduates

You are on page 1of 4

**Multiple Choice Questions
**

1. i) The maximum positive number that can be represented in 1’s complement representation is c) – (2 n-1 – 1) a) 2 n-1 – 1 b) 1 – 2 n-1 d) 2 n-1 ii) The value of F is

iii) A decoder with enable input can be used as a) Encoder b) Parity Generator

v) How many Flip-flops are required to design MOD-1024 counter? a) 1024 b) 102 c) 10 d) 1

vi) The decimal equivalent of the binary number ( 101111.1101 ) 2 is a) ( 46.8125 ) 10 b) ( 47.8125 ) 10 vii) Which family has the better noise margin? a) ECL c) DTL c) ( 47.8155 ) 10 d) ( 47.8145 ) 10

m

a) Gray b) Excess-3 c) BCD

yw

iV) Which of the following is self-complementing code? d) Parity code e) Hamming code

bu

t.c

c) NAND d) Demultiplexer

a) 0 b) 1

om

c) A d) A’

b) MOS viii) J-K flip – flop has a) one stable state b) two stable state

d) TTL

c) no stable state d) none of these

ix) Master-slave configuration is used in flip-flops to a) b) c) d) increase its clicking rate reduce power dissipation eliminate race around condition improve its reliability = 13 is valid for which one of the number syatems with base?

x) The equation a) Base 8 b) Base 6

F (A, B, C) = ABC + A’BC + AB’C + ABC’ is a) AB + BC + CA b) A + BC + CA

xii) PROMs are used primarily for a) b) c) d)

**Short Answer Type Questions
**

2. Implement a full adder circuit using decoder. 3. Design a combinational circuit using an 8 х 4 ROM that accepts a 3-bit number & generates an output binary number equal to the square of input no. 4. Simplify the following expression using K-map Y = π (0, 1, 4, 5, 6, 8, 9, 12, 13, 14) 5. Check whether the Even parity Hamming code for 4-bit data, ( 1001011 )2 is correct or not. If not, correct the code. 6. Explain race around condition of J-K flip-flop. Show how this condition can be avoided. 7. Perform the arithmetic operation:

m

data storage temporary program and data storage they are inexpensive permanent program & data storage

yw

bu

t.c

xi) Simplified form of Boolean expression

om

c) Base 6 d) Base 4 c) AB + B + CA d) ABC + A + B + C

(-22)decimal + (13)decimal + (-15)decimal Using 2’s complement binary form.

**Long Answer Type Questions
**

8. a) Design an asynchronous 4-bit up-down counter and it will count up when a signal line M = 0 and count down when a signal line M = 1. b) Design a sequential circuit that implements the following state diagram. Use all D-type FF for the design.

10. a) Simplify the following function using K-map. i) F = π m (0, 1, 3, 8, 10, 15) . π d (11, 13, 14) ii) F = m (0, 4, 7, 9, 13, 15) + d (10, 14) b) What is ROM and RAM? What is the basic difference between EPROM and EEROM?

11. a) Draw a neat diagram for a R-2R ladder type DAC. What is linearity error and offset error in a DAC? c) Find the conversion time of a successive approximation A/D converter which uses a 2 MHz clock and a 5-bit binary ladder containing 8V reference. What is the conversion rate?

m

9. a) Write down the excitation table of JK and D flip-flops. Derive the excitation equations for theses two flip-flops. b) Design a clocked R-S flip-flop using NAND gates. Explain its principle of operation.

yw

bu

t.c

om

12. Write short notes on any three of the following: a) CMOS Logic b) Tri-state gates in TTL family c) A/D convertor d) Data lock-out in a counter e) EPROM

m

yw

bu

t.c

om

- (Counter) paper_1_7967_163.pdfUploaded bymaprof
- cribsheet_elec3500Uploaded byDonnie
- Summary of the Types of FlipUploaded bygannoju423
- 4017 & 4026Uploaded byRonny SiNaga
- Synchronization and Edge-Detection_doulosUploaded byMiguel Bruno
- Digital Logic Circuits Objective QuestionsUploaded bysundar_mohan_2
- Lecture 4 - Flip Flops and Basic Flip Flops Based SystemsUploaded byMichele Oconnor
- Ds Module3 p1Uploaded byAnonymous 5UQIfeK
- EXPERIMENT NO 10.docxUploaded byatul
- DLC Apr 2010 Question paperUploaded bySivamurugan Perumal
- Abdur Rahman Odd 2012 Subjects de PEUploaded byA Rahman
- Sequential CircuitsUploaded byS Sai Krishna Prasad
- FE Counters Topic 3Uploaded byLED99
- VHDL SequentialUploaded bySAKETSHOURAV
- 7 - More Flip-Flop Circuits.pdfUploaded byImmanuel Sitinjak
- Ec303 Practical 3Uploaded bykinosukei
- DDCA_Ch3 - Class8Uploaded byYerhard Lalangui Fernández
- Lab_4.pdfUploaded byMohd HelmiHazim
- Time BorrowingUploaded bySiddarth Bisht
- 11280Uploaded byRam Prasad K
- 55157195-IC-LAB-RECUploaded byShubham Mittal
- hef4040b 12-stage binary counter.pdfUploaded byyahya_arif96
- FLIPFLOPSUploaded byShahazad Arif
- Finale Cad Lab ManualUploaded bykandulakm
- 1983-07_HP Journal PapersUploaded byElizabeth Williams
- 3-8 Decodificador 74HC137 PHILIPSUploaded byYo Franco
- Digital ElectronicsUploaded bykannandaredevil
- seeqeuntial ckt.Uploaded byJalaj Srivastava
- counterUploaded byArif Sumardiono
- Hari Kumar(2)Uploaded byAnil Kumar

- TEXCAVATOR 2013 Committee.Uploaded byMyWBUT - Home for Engineers
- Computer Number Systems, Approximation in Numerical ComputationUploaded byMyWBUT - Home for Engineers
- HU501 Economics for EngineersUploaded byMyWBUT - Home for Engineers
- CS504C (FE) Digital Signal ProcessingUploaded byMyWBUT - Home for Engineers
- Chapter 2 - Probability and Random VariablesUploaded byMyWBUT - Home for Engineers
- InterpolationUploaded byMyWBUT - Home for Engineers
- CS504A (FE) Circuit Theory & NetworksUploaded byMyWBUT - Home for Engineers
- NOTICE FOR B.Tech – 4th year, 2013 PASSING OUT BATCHUploaded byMyWBUT - Home for Engineers
- CS503 Discrete MathematicsUploaded byMyWBUT - Home for Engineers
- CS504B (FE) Data CommunicationUploaded byMyWBUT - Home for Engineers
- Chapter 1 - Representation of SignalsUploaded byMyWBUT - Home for Engineers
- System of Linear EquationUploaded byMyWBUT - Home for Engineers
- Euler’s method, Runge Kutta methods, Predictor-Corrector methodsUploaded byMyWBUT - Home for Engineers
- CS502 Microprocessors & MicrocontrollersUploaded byMyWBUT - Home for Engineers
- CS501 Design and Analysis of AlgorithmUploaded byMyWBUT - Home for Engineers
- Circuit Theory Suggestion PaperUploaded byMyWBUT - Home for Engineers
- WBUT 7th Semester Routine 2010Uploaded byMyWBUT - Home for Engineers
- WBUT 5th Semester Routine 2010Uploaded byMyWBUT - Home for Engineers
- Sample Resume 2Uploaded byMyWBUT - Home for Engineers
- Suggestion Paper for CS521 - Formal Language & Automata TheoryUploaded byMyWBUT - Home for Engineers
- Suggestion Paper for CS503 - Design and Analysis of AlgorithmUploaded byMyWBUT - Home for Engineers
- WBUT 3rd Semester Routine 2010Uploaded byMyWBUT - Home for Engineers
- Sample Resume 3Uploaded byMyWBUT - Home for Engineers
- Suggestion Paper for M (CS) – 312 NUMERICAL METHODS & PROGRAMMINGUploaded byMyWBUT - Home for Engineers
- Sample Resume 1Uploaded byMyWBUT - Home for Engineers
- Suggestion Paper for EI 302 – ELECTRONIC MEASUREMENT & INSTRUMENTATIONUploaded byMyWBUT - Home for Engineers
- Data Structure Suggestion PaperUploaded byMyWBUT - Home for Engineers
- Suggestion Paper for IT 501 - Object Technology & UMLUploaded byMyWBUT - Home for Engineers
- Sample Resume 4 for Fresh Engineering GraduatesUploaded byMyWBUT - Home for Engineers