476 views

Uploaded by Ravi Banshiwal

- Logic gates
- logic gates
- Logic Gates
- project on logic gates
- Demonstration Project File
- logic gates
- study of logic gates
- Logic Gates
- Logic Gates Ppt
- Physics Project On Logic Gates
- Logic Gates
- adulteration
- physics project
- LOGIC GATES
- Introduction to Logic Gates
- 04-logic-gates.ppt
- BTech Electronics and Comm Syllabus Subject to Approval of A
- Logic Gates
- 2-Lecture Notes Lesson2 6
- Chemistry Investigatory Project

You are on page 1of 4

Experiment No. 4

1.0 TITLE :

To verify NAND and NOR gates as universal logic gate.

1. Symbols and truth tables of AND, OR, NOT, NAND, NOR Gates.

2. IC 7400,7402.

3. Boolean expression of all the logic gates.

Proposition 1 :

NAND and NOR gate are universal logic gates.

Concept Structure 1 :

Proposition 2 :

NAND and NOR gates are universal gates because any boolean expression can be realized by

these gates.

Concept Structure 2:

Intellectual Skills :

1. To understand the working of NAND and NOR gates.

2. To know the concept of realization of AND, OR, NOT gates by using NAND and NOR gate.

3. To understand how to connect NAND gate IC 7400 to realize above gates.

Motor Skills :

1. Ability to mount the ICs on Breadboard.

2. Ability to make the connections as per circuit diagram.

3. Ability to observe and record the readings.

5.0 EQUIPMENTS :

Power Supply, bread board, IC7400, IC 7402, connecting wires, LED, 270 Ω resistor.

Principles of Digital Techniques Experiment No. 4

1. Pin configuration of IC 7402

i. NOT Gate :

ii. OR Gate :

Experiment No. 4 Principles of Digital Techniques

i. NOT Gate :

iii. OR Gate :

1. Mount the IC on breadboard.

2. Connect +5v to pin 14 and ground to pin 7 of IC.

3. Make the connections as per circuit diagram.

4. Give the logic level inputs according to truth table shown for each gate.

5. Write down the output logic level.

6. Put logic 1 for ON state of LED and logic 0 for OFF state of LED in the observation table.

8.0 OBSERVATION :

Observation table for NAND and NOR gates as universal gates

1. NOT gate.

Principles of Digital Techniques Experiment No. 4

2. AND gate.

3. OR gate.

10.0 CONCLUSION :

Any boolean expression can be realized using …………………………(Universal / Basic) gates.

11.0 QUESTIONS :

Write answers to Q…. Q…. Q…. Q…. Q….The questions to be allotted by teacher.

1. Draw EX-OR gate using NAND and NOR gate.

2. Why NOR gate and NAND gate called "Universal logic gate"?

3. Draw the symbol and truth table of following gates.

1. NOT 2. AND 3. OR 4. NAND 5. Ex-OR .

4. Give the IC number for CMOS NOR gate.

5. Draw circuit diagram of EX NOR gate using NOR gate.

6. Implement following expressions by NOR gate only.

1. (A + B) . (B + C)

2. (A + C) . (B)

7. Define NAND gate. Draw the symbol and truth table.

8. Give the IC number for CMOS NAND gate.

9. Draw circuit diagram of Ex-NOR gate using NAND gate.

10. Implement following expressions using NAND gate only.

1. AB + BC

2.

- Logic gatesUploaded byAnik
- logic gatesUploaded byNeha Kapoor
- Logic GatesUploaded byhaboooooosh1188
- project on logic gatesUploaded bySonu Singhal
- Demonstration Project FileUploaded byRohit Hooda
- logic gatesUploaded byRitesh Kumar
- study of logic gatesUploaded byShubham Deshpande
- Logic GatesUploaded byبنیاد پرست
- Logic Gates PptUploaded byrasikalb
- Physics Project On Logic GatesUploaded byChitransha Sharma
- Logic GatesUploaded byYashwanth Kumar
- adulterationUploaded byApeksha Tejwani
- physics projectUploaded bySukoon Sarin
- LOGIC GATESUploaded byAmit Saini
- Introduction to Logic GatesUploaded byGnux
- 04-logic-gates.pptUploaded byLznh Emtiro
- BTech Electronics and Comm Syllabus Subject to Approval of AUploaded bydineshgbvyas
- Logic GatesUploaded byApurbajyoti Bora
- 2-Lecture Notes Lesson2 6Uploaded bykstu1112
- Chemistry Investigatory ProjectUploaded byAkash Bellige
- VLSI Implementation of Hybrid Universal GateUploaded bySupriya Sajwan
- Report on the Logic GatesUploaded bySamyak Sau
- Logic GatesUploaded byKenette_Castro_5709
- 48025049-logic-gatesUploaded byDheeraj Kumar
- 20702032 Universal Logic GatesUploaded byniranjanpujari25
- DiceUploaded byGerry
- IT 203Uploaded bymanhatah27
- Mc 33812Uploaded byRogério Moreno
- Actel Architecture AnUploaded byrajansrajan

- pdcUploaded byPriya Varenya
- ECE III & IV SEMUploaded byRavi Shankar
- (Www.entrance-exam.net)-Indian Air Force General Engineering Question PaperUploaded bycrazyaakash
- Introuction to DSD With VHDL PptUploaded byAssini Hussain
- SYLL-MISCUploaded byEr Paramjit Singh
- Chapter 2 Cmos Fabrication Technology and Design RulesUploaded byvanarajesh62
- Digital Buffer and the Tri-state Buffer TutorialUploaded byAnonymous XOTwbRA6
- Bjt FabricationUploaded byabhinavbhatnagar
- 158045185 Data Communication in Substation Automation SAS Part 3 Original 23369Uploaded byTrigras Bangun Perkasa
- ALU Project DocumentationUploaded bySherif Eltoukhi
- Computer Organisation ManualUploaded bypoojadhanrajani
- TTL AND CUploaded byManas Nag
- KL-300Uploaded byZaheer Abbas
- Dynamic Logic CircuitsUploaded bybirla_s
- JNTUA EEE 3rd & 4th Year (R15) Syllabus.PDFUploaded byReddeppa Reddy
- 0.1 CENTUM VP Function BlocksUploaded byAhmed Khairy
- 50_RTDmodelsUploaded bypnaq31
- ITSyllabusVersion2.0Uploaded byGanesh Nandgaonkar
- DEE6113 Course Outline Jun2016Uploaded byFonzBahari
- Op to CoupUploaded byFarshad yazdi
- EG1108 DigitalUploaded byShams Shams
- Gates_1up.pdfUploaded bybinod tirkey
- compmech00pwUploaded byDawit Giday
- Kalai Mohan Lab ManualUploaded byrskumar.ee
- 5 digitial logic simulatorUploaded byapi-276011179
- IRJET-Design of a more Efficient and Effective Flip Flop to JK Flip FlopUploaded byIRJET Journal
- DigitalSystems-LogicGates_BooleanAlgebraUploaded byNaqeeb Ullah Kakar
- vhdl_tutorial2Uploaded bymaheshwariadepu
- Dpsd Lab ManualUploaded byViwin Singh
- 135410063 Physical DesignUploaded byMalka Ravikrishna