This action might not be possible to undo. Are you sure you want to continue?
: 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100
MANAGEMENT UNIT - 1 MANAGEMENT: Introduction - Meaning - nature and characteristics of Management, Scope and functional areas of Management - Management as a Science, Art or Profession Management & Administration - Roles of Management, Levels of Management, Development of Management Thought-Early Management Approaches-Modern Management Approaches. UNIT - 2 PLANNING: Nature, importance and purpose of planning process Objectives - Types of plans (Meaning only) - Decision making - Importance of planning - steps in planning & planning premises - Hierarchy of plans. UNIT - 3 ORGANISING AND STAFFING: Nature and purpose of organization Principles of organization - Types of organization - Departmentation Committees – Centralisation Vs Decentralisation of authority and responsibility - Span of control - MBO and MBE (Meaning only) Nature and importance of Staffing - Process of Selection & Recruitment (in brief). UNIT - 4 DIRECTING & CONTROLLING: Meaning and nature of directing Leadership styles, Motivation Theories, Communication - Meaning and importance – Coordination, meaning and importance and Techniques of Co ordination. Meaning and steps in controlling - Essentials of a sound control system - Methods of establishing control.
ENTREPRENEURSHIP UNIT - 5 ENTREPRENEUR: Meaning of Entrepreneur; Evolution of the Concept, Functions of an Entrepreneur, Types of Entrepreneur, Intrapreneur - an
emerging Class. Concept of Entrepreneurship - Evolution of Entrepreneurship, Development of Entrepreneurship; Stages in entrepreneurial process; Role of entrepreneurs in Economic Development; Entrepreneurship in India; Entrepreneurship – its Barriers. UNIT - 6 SMALL SCALE INDUSTRY: Definition; Characteristics; Need and rationale: Objectives; Scope; role of SSI in Economic Development. Advantages of SSI Steps to start an SSI - Government policy towards SSI; Different Policies of S.S.I.; Government Support for S.S.I. during 5 year plans, Impact of Liberalization, Privatization, Globalization on S.S.I., Effect of WTO/GATT Supporting Agencies of Government for S.S.I Meaning; Nature of Support; Objectives; Functions; Types of Help; Ancillary Industry and Tiny Industry (Definition only). UNIT - 7 INSTITUTIONAL SUPPORT: Different Schemes; TECKSOK; KIADB; KSSIDC; KSIMC; DIC Single Window Agency: SISI; NSIC; SIDBI; KSFC. UNIT - 8 PREPARATION OF PROJECT: Meaning of Project; Project Identification; Project Selection; Project Report; Need and Significance of Report; Contents; formulation; Guidelines by Planning Commission for Project report; Network Analysis; Errors of Project Report; Project Appraisal. Identification of Business Opportunities - Market Feasibility Study; Technical Feasibility Study; Financial Feasibility Study & Social Feasibility Study. TEXT BOOKS: 1. Principles of Management - P. C. Tripathi, P. N. Reddy; Tata McGraw Hill. 2. Dynamics of Entrepreneurial Development & Management Vasant Desai Himalaya Publishing House. 3. Entrepreneurship Development - Small Business Enterprises Poornima M Charantimath - Pearson Education – 2006. REFERENCE BOOKS: 1. Management Fundamentals - Concepts, Application, Skill Development Robert Lusier – Thomson. 2. Entrepreneurship Development - S S Khanka - S Chand & Co. 3. Management - Stephen Robbins - Pearson Education /PHI -17th
Edition, 2003. DIGITAL SIGNAL PROCESSING Subject Code : 10EC52 No. of Lecture Hrs/Week : 04 Total no. of Lecture Hrs. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100
UNIT - 1 Discrete Fourier Transforms (DFT): Frequency domain sampling and reconstruction of discrete time signals. DFT as a linear transformation, its relationship with other transforms. UNIT - 2 Properties of DFT, multiplication of two DFTs- the circular convolution, additional DFT properties, use of DFT in linear filtering, overlap-save and overlap-add method. UNIT - 3 Fast-Fourier-Transform (FFT) algorithms: Direct computation of DFT, need for efficient computation of the DFT (FFT algorithms). UNIT - 4 Radix-2 FFT algorithm for the computation of DFT and IDFT–decimationin-time and decimation-in-frequency algorithms. Goertzel algorithm, and chirp-z transform UNIT - 5 IIR filter design: Characteristics of commonly used analog filters – Butterworth and Chebysheve filters, analog to analog frequency transformations. UNIT - 6 FIR filter design: Introduction to FIR filters, design of FIR filters using Rectangular, Hamming, Bartlet and Kaiser windows, FIR filter design using frequency sampling technique UNIT - 7 Design of IIR filters from analog filters (Butterworth and Chebyshev) impulse invariance method. Mapping of transfer functions: Approximation of derivative (backward difference and bilinear transformation) method, Matched z transforms, Verification for stability and linearity during mapping
UNIT - 8 Implementation of discrete-time systems: Structures for IIR and FIR systemsdirect form I and direct form II systems, cascade, lattice and parallel realization. TEXT BOOK: 1. Digital signal processing – Principles Algorithms & Applications, Proakis & Monalakis, Pearson education, 4th Edition, New Delhi, 2007. REFERENCE BOOKS: 1. Discrete Time Signal Processing, Oppenheim & Schaffer, PHI, 2003. 2. Digital Signal Processing, S. K. Mitra, Tata Mc-Graw Hill, 3rd Edition, 2010. 3. Digital Signal Processing, Lee Tan: Elsivier publications, 2007
ANALOG COMMUNICATION Subject Code : 10EC53 No. of Lecture Hrs/Week : 04 Total no. of Lecture Hrs. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100
UNIT - 1 RANDOM PROCESS: Random variables: Several random variables. Statistical averages: Function of Random variables, moments, Mean, Correlation and Covariance function: Principles of autocorrelation function, cross – correlation functions. Central limit theorem, Properties of Gaussian process. UNIT - 2 AMPLITUDE MODULATION: Introduction, AM: Time-Domain description, Frequency – Domain description. Generation of AM wave: square law modulator, switching modulator. Detection of AM waves: square law detector, envelop detector. Double side band suppressed carrier modulation (DSBSC): Time-Domain description, Frequency-Domain
FM. AM radio. UNIT . Phase discrimination method for generating an SSB modulated wave. Nonlinear model of the phase – locked loop. thermal noise. Time-Domain description. Linear model of the phase – locked loop. Nonlinear effects in FM systems.Domain description. Time . UNIT .4 VESTIGIAL SIDE-BAND MODULATION (VSB): Frequency – Domain description. Phase-locked loop. UNIT . TEXT BOOKS: 9 . generation of FM waves: indirect FM and direct FM. Preenvelope. FM stereo multiplexing. UNIT . Pre-emphasis and De-emphasis in FM. Frequency-Domain description of SSB wave. UNIT .7 NOISE: Introduction. transmission bandwidth of FM waves. Noise in DSB-SC receivers.representation. Equivalent noise temperature. Frequency division multiplexing. Threshold effect. Frequency translation. Single side-band modulation.6 ANGLE MODULATION (FM)-II: Demodulation of FM waves. Time-Domain description. Noise equivalent bandwidth. Noise in SSB receivers. white noise. Generation of VSB modulated wave. UNIT . Comparison of amplitude modulation techniques. properties of Hilbert transform. Demodulation of SSB waves. FM threshold effect. Coherent detection of DSBSC modulated waves. Receiver model. ring modulator. cascade connection of two-port networks.3 SINGLE SIDE-BAND MODULATION (SSB): Quadrature carrier multiplexing. Noise Figure. wide band FM. Narrow bandwidth. Canonical representation of band pass signals. shot noise. narrow band FM. Application: Radio broadcasting. Costas loop.8 NOISE IN CONTINUOUS WAVE MODULATION SYSTEMS: Introduction.. Phase discrimination method for generating an SSB modulated wave. Noise in AM receivers. Generation of DSBSC waves: balanced modulator. Hilbert transform. Noise in FM receivers. Envelop detection of VSB wave plus carrier.5 ANGLE MODULATION (FM)-I: Basic definitions.
rectangular waveguides. 10 . An Introduction to Analog and Digital Communication. P. microwave cavities. Avalanche transit time devices: READ diode. UNIT . UNIT .4 Microwave network theory and passive devices. MICROWAVES AND RADAR Subject Code : 10EC54 No. Transfer electron devices: Introduction. Parametric amplifiers Other diodes: PIN diodes. 2004. circular waveguides. Modern digital and analog Communication systems B. UNIT . reflection and transmission coefficients. Symmetrical Z and Y parameters. impedance matching using single stubs. RWH theory. standing waves and SWR. transmission lines equations and solutions. Simon Haykins. S matrix representation of multi port networks.E. GUNN effect diodes – GaAs diode. of Lecture Hrs/Week : 04 Total no. Simon Haykins. 3rd Edition. Pearson Edn. microwave hybrid circuits. 3rd ed 2005 Oxford University press. Stern Samy and A Mahmond. of Lecture Hrs. circulators and isolators. Lathi. REFERENCE BOOKS: 1. 2003. Smith chart. Communication Systems: Singh and Sapre: Analog and digital TMH 2nd . Communication Systems. for reciprocal Networks. 1996. Communication Systems. Harold P. line impedance and line admittance. 3.3 MICROWAVE DIODES. 2. directional couplers. Microwave coaxial connectors.2 MICROWAVE WAVEGUIDES AND COMPONENTS: Introduction. IMPATT diode. John Wiley. Modes of operation. Ed 2007. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT .1. Schottky barrier diodes.1 MICROWAVE TRANSMISSION LINES: Introduction. BARITT diode. John Willey. 2.
application of Radar. TEXT BOOKS: 1. Parallèle strip lines. Microwave Engineering – David M Pozar. digital MTI processing. 3. Moving target detector. Magic tees. the origins of Radar.6 STRIP LINES: Introduction. pulse Doppler Radar. of Lecture Hrs. 3rd Ed. TMH. DIGITAL SWITCHING SYSTEMS Subject Code : 10EC55 No. 2. Microwave Engineering – Annapurna Das. Waveguide Tees.7 AN INTRODUCTION TO RADAR: Basic Radar.UNIT . Sisir K Das TMH Publication. 2001. Phase shifters.5 Microwave passive devices.8 MTI AND PULSE DOPPLER RADAR: Introduction to Doppler and MTI Radar. of Lecture Hrs/Week : 04 Total no. Coplanar strip lines. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Radar block diagram. Microwave Devices and circuits. 2nd . Microstrip lines. REFERENCE BOOK: 1. 2004. 2e. UNIT . The simple form of the Radar equation. delay line Cancellers. 2010. Shielded strip Lines. John Wiley. Coaxial connectors and adapters. Attenuators. UNIT .Liao / Pearson Education. Introduction to Radar systems-Merrill I Skolnik.1 11 . Radar frequencies. UNIT .
Software linkages during call. Digital transmission. Switching system hierarchy. Digital switching system software classification. TDM. space and time switching. Evolution of digital switching systems. Basic central office linkages. PDH and SDH.7 MAINTENANCE OF DIGITAL SWITCHING SYSTEM: Introduction. Functions of switching systems. UNIT . Unit of traffic. lost call systems. Scope. Call models. UNIT . Database Management. Software architecture for level 3 control. Mathematical model. Introduction to telecommunications transmission. Basics of crossbar systems.3 TELECOMMUNICATIONS TRAFFIC: Introduction. GOS of Linked systems. Basic call processing. Synchronisation. Distribution systems. Software maintenance.2 EVOLUTION OF SWITCHING SYSTEMS: Introduction. DIGITAL SWITCHING SYSTEMS: Fundamentals : Purpose of analysis. Regulation. Operating systems. Digital switching systems. Four wire circuits. UNIT . Feature interaction. FDM. Congestion. UNIT .Developments of telecommunications. Digital switching system fundamentals. Single stage networks. Circuit switching. terminology. Basic software architecture. Time switching networks. Feature flow diagram. Electronic switching. Traffic measurement. Power levels. Transmission performance. Scope. Software architecture for level 2 control. Message switching.5 TIME DIVISION SWITCHING: Introduction. Link Systems. Concept of generic program. Standards. Stored program control switching systems. Network services.4 SWITCHING SYSTEMS: Introduction. Call features. Connect sequence.6 SWITCHING SYSTEM SOFTWARE: Introduction. UNIT . UNIT . Outside plant versus inside plant. Gradings. Network structure. Interface of a typical digital switching system 12 . Building blocks of a digital switching system. Software architecture for level 1 control. Queuing systems.
Telecommunication and Switching. Thermal aspects of processing. Reported critical and major faults corrected. Static 13 . of Lecture Hrs. System outage and its impact on digital switching system reliability. Simple call through a digital system. Metrics.central office. Impact of software patches on digital switching system maintainability. Switching system maintainability metrics.8 A GENERIC DIGITAL SWITCHING SYSTEM MODEL: Introduction. Enhancement and depletion mode MOS transistors. Production of E-beam masks. 2. Upgrade process success rate. Hardware architecture. MOS TRANSISTOR THEORY: Introduction. nMOS fabrication. Recovery strategy. Program for software process improvement.J E Flood: Pearson Education. 2002. Ali.1 BASIC MOS TECHNOLOGY: Integrated circuit’s era. A methodology for proper maintenance of digital switching system. Common characteristics of digital switching systems. MOS Device Design Equations. UNIT . : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Diagnostic resolution rate. TMH Ed 2002. Scope. Generic program upgrade. REFERENCE BOOK: 1. CMOS fabrication. Defect analysis. Growth of digital switching system central office. BiCMOS technology. Software processes improvement. TEXT BOOKS: 1. Analysis report. Number of patches applied per year. Software processes. FUNDAMENTALS OF CMOS VLSI Subject Code : 10EC56 No. Digital Telephony . Embedded patcher concept. Software architecture. Traffic and Networks . Reliability analysis. Defect analysis. Firmware-software coupling.John C Bellamy: Wiley India 3rd Ed. Digital Switching Systems. 2000. A strategy improving software quality. The Complementary CMOS Inverter – DC Characteristics. Effect of firmware deployment on digital switching system. of Lecture Hrs/Week : 04 Total no. Syed R.
Driving capacitive loads. UNIT . Switch logic. Clocked CMOS Logic. Dynamic CMOS Logic. UNIT . UNIT . Stick diagrams. CMOS Domino Logic Cascaded Voltage Switch Logic (CVSL). Memory cell arrays. Area capacitances. Ground rules for design. Real estate. The Differential Inverter. Memory elements.3 CMOS LOGIC STRUCTURES: CMOS Complementary Logic. Inverter delays.7 MEMORY. Bi CMOS Logic. Capacitance calculations. Layout issues. UNIT . Examples. Multipliers. Design rules and layout – lambda-based design and other rules. 14 . Clocked circuits. Limits due to current density and noise. Pass Transistor Logic. Adders. Other system considerations. Layout diagrams. UNIT . Design examples – combinational logic.4 BASIC CIRCUIT CONCEPTS: Sheet resistance. Tristate Inverter.5 CMOS SUBSYSTEM DESIGN: Architectural issues. Gate logic. Limits on scaling.Load MOS Inverters. Clocking Strategies UNIT .2 CIRCUIT DESIGN PROCESSES: MOS layers. Symbolic diagrams. ALU subsystem. Basic Physical Design of Simple logic gates. Propagation delays. Tutorial exercises. Wiring capacitances. System delays. Pseudo-nMOS Logic. SCALING OF MOS CIRCUITS: Scaling models and factors.8 TESTABILITY: Performance parameters.6 CMOS SUBSYSTEM DESIGN PROCESSES: General considerations. REGISTERS AND CLOCK: Timing considerations. Test and testability. UNIT . The delay unit. I/O pads. The Transmission Gate. Process illustration.
New Delhi. Jacob Baker.D. Addison-Wesley. K. Eshragian. SungMo Kang & Yusuf Leblebici. 2007. Layout and Simulation. : 42 IA Marks Exam Hours Exam Marks : 25 : 03 : 50 A LIST OF EXPERIMENTS USING MATLAB / SCILAB / OCTAVE / WAB 1. Ltd. Linear convolution of two sequences using DFT and IDFT.TEXT BOOKS: 1. 3rd Edition. 2007. 4.A Saleh. Neil H. Principles of CMOS VLSI Design: A Systems Perspective. Verification of Sampling theorem. 6. Pucknell & Kamran Eshraghian. PHI 3rd Edition (original Edition – 1994). R. John Wiley. (Shift to the latest edition. CMOS Digital Integrated Circuits: Analysis and Design.Douglas A. Bhat.. 2. 3rd Edition. (Refer to http://www..G Jackson and R. 2007. Tata McGraw-Hill Publishing Company Ltd. Circular convolution of two given sequences 5. and ??? 3rd edition. Tata McGraw-Hill Publishing Company Limited. Achuthan and K. CMOS VLSI Design – A Circuits and Systems Perspective. of Practical Hrs/Week: 03 Total no. 8. 7. Weste and David Harris. 4. 3rd Edition. Impulse response of a given system Linear convolution of two given sequences. 3.A Hodges. Tata McGraw-Hill Publishing Company Limited. N. 10. New Delhi. CMOS Circuit Design.cmosvlsi. DIGITAL SIGNAL PROCESSING LABORATORY Subject Code : 10ECL57 No. Solving a given difference equation. Pearson Education (Asia) Pvt.com) 2. Basic VLSI Design . Cross correlation of given sequences and verification of its properties. Autocorrelation of a given sequence and verification of its properties. Computation of N point DFT of a given sequence and to plot magnitude and phase spectrum. K. 9. H. Fundamentals of Semiconductor Devices. 2005. 2005. of Practical Hrs.H. 3. Circular convolution of two given sequences using DFT and IDFT 15 . N.) 3. 2. New Delhi. E. Weste. Analysis and Design of Digital Integrated Circuits . M. REFERENCE BOOKS: 1. 200?.
of Practical Hrs. 2001 2. Audio applications such as to plot time and frequency (Spectrum) display of Microphone output plus a cosine using DSP. 1. 6. MGH.Sanjeet Mitra. Interference suppression using 400 Hz tone. 12. Read a wav file and match with their respective spectrograms 6. Computation of N.11. B. Digital signal processing using MATLAB . Venkataramani and Bhaskar. G. TMH. 3. LIST OF EXPERIMENTS USING DSP PROCESSOR 1. TMH. Second order active LPF and HPF 2. Linear convolution of two given sequences. : 42 IA Marks Exam Hours Exam Marks : 25 : 03 : 50 EXPERIMENTS USING DESCERTE COMPONENTS and LABVIEW . 5. Design and implementation of IIR filter to meet given specifications.Point DFT of a given sequence 4.2002 ANALOG COMMUNICATION LAB + LIC LAB Subject Code : 10ECL58 No.J. Astable multivibrator for given frequency and duty cycle 16 . 2000 3. Noise: Add noise above 3kHz and then remove. Circular convolution of two given sequences. Second order active BPF and BE 3. Realization of an FIR filter (any type) to meet given specifications . Digital Signal Processors. of Practical Hrs/Week : 03 Total no. 2. Proakis & Ingale. Design and test R-2R DAC using op-amp Design and test the following circuits using IC 555 a.The input can be a signal from function generator / speech signal.2009 CAN BE USED FOR VERIFICATION AND TESTING. Impulse response of first order and second order system REFERENCE BOOKS: 1. Design and implementation of FIR filter to meet given specifications. Schmitt Trigger Design and test a Schmitt trigger circuit for the given values of UTP and LTP Frequency synthesis using PLL. 5. Digital signal processing using MATLAB . 7. 4. B.
Amplitude modulation using transistor/FET (Generation and detection) 9. 17 . Frequency modulation using 8038/2206 12. Class C Single tuned amplifier 8.b. Pulse amplitude modulation and detection 10. Precision rectifiers – both Full Wave and Half Wave. PWM and PPM 11. Monostable multivibrator for given pulse width W 7.
adaptive equalization for data transmission. UNIT . power spectra of discrete PAM signals. UNIT . : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . matched filter receiver. Waveform Coding Techniques. PCM. UNIT . TDM. base-band M-ary PAM systems. UNIT .7 Detection of known signals in noise. Gram-Schmidt Orthogonalization procedure. robust quantization. UNIT . geometric interpretation of signals. UNIT . response of bank of correlators to noisy input. Coherent quadrature modulation techniques. Quantization noise and SNR. Discrete PAM signals.6 Detection and estimation.5 DIGITAL MODULATION TECHNIQUES: Digital Modulation formats. Quadrature sampling of Band pass signal.4 ISI. correlative coding. UNIT . DM. of Lecture Hrs. Nyquist’s criterion for distortion less base-band binary transmission.3 DPCM. correlation receiver. Base-Band Shaping for Data Transmission. detection of signals with unknown phase in noise.1 Basic signal processing operations in digital communication. Non-coherent binary modulation techniques. Practical aspects of sampling and signal recovery.8 18 . applications. Model of DCS. eye pattern. Sampling Principles: Sampling Theorem. of Lecture Hrs/Week : 04 Total no. Coherent binary modulation techniques.2 PAM.VI SEMESTER DIGITAL COMMUNICATION Subject Code : 10EC61 No.
flag manipulation. of Lecture Hrs/Week : 04 Total no.Spread Spectrum Modulation: Pseudo noise sequences. The microprocessor-based personal computer system.2 INSTRUCTION SET OF 8086: Assembler instruction format. Procedures. Macros. Software interrupt applications. NOP & HALT. notion of spread spectrum. Programming using keyboard and video display UNIT . John Wiley. of Lecture Hrs. applications. Digital communications . Hardware interrupt applications. Machine language instructions.4 8086 INTERRUPTS: 8086 Interrupts and interrupt responses. REFERENCE BOOKS: 1. The 8086 UNIT . Digital communications.1 8086 PROCESSORS: Historical background. John Wiley.3 BYTE AND STRING MANIPULATION: String instructions. REP Prefix. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . branch type. 2003. Instruction execution timing. Number format conversions.Bernard Sklar: Pearson education 2007 MICROPROCESSOR Subject Code : 10EC62 No. TEXT BOOK: 1. loop.Simon Haykin. Directives and operators UNIT . Sam Shanmugam. Illustration of these instructions with example programs. data transfer and arithmetic. coherent binary PSK. logical and shift and rotate instructions. 1996. Interrupt examples 19 . Digital and analog communication systems & An introduction to Analog and Digital Communication. frequency hop spread spectrum. direct sequence spread spectrum. Table translation. 8086 CPU Architecture. 2. Simon Haykin. 2003 2. K. John Wiley.
: 52 20 CIRCUITS IA Marks Exam Hours Exam Marks : 25 : 03 : 100 .M.5 8086 INTERFACING: Interfacing microprocessor to keyboard (keyboard types.8 80386.7 SYSTEM BUS STRUCTURE: Basic 8086 configurations: minimum mode.A.C. Architecture. Interfacing a microcomputer to a stepper motor UNIT . 3. Special 80386 registers. maximum mode. 6e. Microcomputer systems-The 8086 / 8088 Family – Y.Programming. keyboard interfacing with hardware). Hardware & Applications . the universal serial bus (USB) UNIT . of Lecture Hrs. keyboard circuit connections and interfacing. Introduction to the Pentium microprocessor. 2006. TMH. Advanced Microprocessors and Peripherals . processor architecture. Liu and G. the parallel printer interface (LPT). Microprocessor and Interfacing. Interfacing. 80486 AND PENTIUM PROCESSORS: Introduction to the 80386 microprocessor. The 8087 numeric data processor: data types. 4e. Brey. Pearson Education / PHI. Douglas hall. TMH. 2E PHI -2003 2. software keyboard interfacing. 8088 and 8086 Microprocessors . 2006. 2nd . Interfacing to alphanumeric displays (interfacing LED displays to microcomputer).Triebel and Avtar Singh.Programming & Hardware. Software. Programming and Interfacing-Barry B. Pearson Education. 2003 MICROELECTRONICS Subject Code : 10EC63 No.6 8086 BASED MULTIPROCESSING SYSTEMS: Coprocessor configurations. 2.UNIT . Gibson. Ray and K.K. of Lecture Hrs/Week : 04 Total no. instruction set and examples UNIT . A. Bhurchandi. Introduction to the 80486 microprocessor. Bus Interface: peripheral component interconnect (PCI) bus. 2nd . TEXT BOOKS: 1. 2003 REFERENCE BOOKS: 1. The Intel Microprocessor.
biasing in MOS amplifier circuits. detection type MOSFET. 21 . Biasing in MOS amplifier Circuits. MOSFET as an amplifier and as a switch. Current mirrors and Current steering circuits. Differential amplifier with active loads. gain. Series-Shunt feedback. the BJT differences pair. SPICE examples. 741 op-amp circuit. high frequency response of CS and CF amplifiers. frequency response and differential amplifiers. Effect of feedback an amplifier poles. A-D and D-A converters. Stability study using Bode plots. current mirrors with improved performance. CMOS digital logic inverter. UNIT – 3 Single Stage IC amplifiers (continued): CS and CF amplifiers with loads. UNIT – 5 Feedback. UNIT – 4 Differences and Multistage Amplifiers: The MOS differential pair. MOSFET Circuits at DC. V-I Characteristics. small signal analysis of 741. small signal operation of MOS differential pair. high frequency response of CG and CB amplifiers. frequency response and slew rate of 741. Stability problem. UNIT . UNIT -2 Single Stage IC Amplifier: IC Design philiosophy. Four basic feedback topologies. small signal operation modes. other nonideal characteristics and differential pair. Multistage amplifier. MOSFET internal capacitances and high frequency modes. SPICE examples. Current sources. single stage MOS amplifiers. CoUmparison of MOSFET and BJT. SPICE examples. General Feedback structure. Small Signal Operation and Models. Properties of negative feedback. CG and CB amplifiers with active loads. CS and CE amplifiers with source ( emitter) degeneration source and emitter followers. Frequency response of CS amplifiers. Data Converters. some useful transfer parings. Cascade amplifiers. high frequency response.6 Operational Amplifiers: The two stage CMOS Op-amp. folded cascade CMOS op-amp. DC analysis of the 741. Frequency compensation. Determining the loop gain.UNIT – 1 MOSFETS: Device Structure and Physical Operation.
fields of a short dipole. UNIT . broad side array with non uni polar amplitude distribution. radiation resistance of short dipole. John Wiley. examples of pattern synthesis by pattern multiplication. Smith.3 ELECTRIC DIPOLES AND THIN LINEAR ANTENNAS: Introduction. “Fundamentals of Microelectronics” .C. 2004. radiation resistances of lambda/2 Antenna. of Lecture Hrs/Week : 04 Total no. Adel Sedra and K. beam efficiency. Behzad Razavi. SPICE examples.2 POINT SOURCES AND ARRAYS: Introduction. non-isotropic point sources. power patterns. UNIT . folded dipole antennas. non-isotropic but similar point sources. UNIT . short electric dipole. phase patterns. Dynamic Logic Circuits. Reference Book: 1. “Microelectronic Circuits”. of Lecture Hrs. direction of maxima fire arrays of n isotropic point sources of equal amplitude and spacing. Array of two isotropic point sources.UNIT – 7 & 8 Digital CMOS circuits. thin linear antenna. beam area. long wire antenna.1 ANTENNA BASICS: Introduction. Design and performance analysis of CMOS inverter. Logic Gate Circuits. 2008 ANTENNAS AND PROPAGATION Subject Code : 10EC64 No.4 & 5 22 . diversity and gain. radiation. low side lobe arrays. radiation intensity. antenna temperature and antenna filed zones. bandwidth. power theorem. Oxford University Press. Text Book: 1. principles of pattern multiplication. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . radiation intensity. effective height. 5th Edition. Pass-transistor logic. basic Antenna parameters. filed patterns. antenna apertures. broad side versus end fire array. micro strip arrays. point sources. efficiency. Overview. patterns.
radiation resistance. patch antennas. effects of earth’s magnetic field. John Wiley. 2.LOOP. 2nd ED. TROPOSPHERE WAVE PROPAGATION: Troposcopic scatter. plasma antenna. parabolic reflectors. far field patterns of circular loop. of Lecture Hrs. of Lecture Hrs/Week : 04 Total no. Antennas and Wave Propagation.Sineon R Saunders. 2010. TEXT BOOKS: 1. comparison of far fields of small loop and short dipole. lens antenna. ultra wide band antennas. log periodic antenna.G S N Raju: Pearson Education 2005 OPERATING SYSTEMS Subject Code : 10EC65 No. UNIT . loop antenna general case. UNIT .C A Balanis. slot antenna. Balinet’s principle and complementary antennas. PATCH AND HORN ANTENNA: Introduction. antenna for special applications – sleeve antenna. corner reflectors. Antenna Theory Analysis and Design . SLOT.Harish and Sachidananda: Oxford Press 2007 REFERENCE BOOKS: 1.6 ANTENNA TYPES: Helical Antenna. horn antennas.7 & 8 RADIO WAVE PROPAGATION: Introduction. Yagi-Uda array. Ground wave propagation. directivity. 3. diffraction. antennas for satellite antennas for ground penetrating radars. rectangular horn antennas. 4th. Krauss. free space propagation. Antennas and Wave Propagation . 1997 2. : 52 23 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 . 2003. omni directional antennas. small loop. Antennas and Propagation for Wireless Communication Systems . John D. surface wave.McGrawHill International edition. embedded antennas. impedance of complementary and slot antennas. John Wiley. ground reflection. electrical properties of the ionosphere. turnstile antenna. Ionosphere propagation. Antennas and wave propagation .
7 SCHEDULING: Fundamentals of scheduling. UNIT . Batch processing system.5 VIRTUAL MEMORY: Virtual memory basics.S and the computer system. OS view of processes.6 FILE SYSTEMS: File system and IOCS. Threads in Solaris. Contiguous and noncontiguous allocation to programs. Demand paging. Threads.UNIT . Allocation of disk space. UNIT . Operating system with monolithic structure. Resource allocation and related functions. Memory allocation to programs.S. Page replacement. layered design. Long-term scheduling.4 MEMORY MANAGEMENT: Memory allocation to programs. Fundamental file organizations. Interface between file system and IOCS. Medium and short term scheduling. Page sharing. Operation of an O. UNIT . Virtual machine operating systems. UNIX virtual memory.1 INTRODUCTION AND OVERVIEW OF OPERATING SYSTEMS: Operating system. O. Memory allocation for program controlled data. Real time operating systems.3 PROCESS MANAGEMENT: Process concept. UNIX file system. Configuring and installing of the supervisor. Memory allocation preliminaries. Goals of an O. Process scheduling in UNIX. Time sharing systems. Interacting processes.2 STRUCTURE OF THE OPERATING SYSTEMS: Operation of an O. Kernel based operating systems. User interface related functions. Real time scheduling. Programmer view of processes.S.S. Structure of the supervisor. Overview of I/O organization. and Microkernel based operating systems. UNIT . Multi programming systems. kernel memory allocation. Processes in UNIX. Implementing file access. UNIT . distributed operating systems. Files and directories. Page replacement policies. 24 . Virtual memory using paging. Classes of operating systems. UNIT .
John Wiley. Dhamdhare. TMH.A Concept based Approach”. ADVANCED COMMUNICATION LAB Subject Code : 10ECL67 No.8 MESSAGE PASSING: Implementing message passing. 8. ASK and FSK generation and detection PSK generation and detection DPSK generation and detection QPSK generation and detection PCM generation and detection using a CODEC Chip Measurement of losses in a given optical fiber ( propagation loss. 4. . 6. microstrip patch antenna and Yagi antenna (printed). of Practical Hrs. 7.: 42 IA Marks Exam Hours Exam Marks : 25 : 03 : 50 LIST OF EXPERIMENTS USING DESCERTE COMPONENTS and LABVIEW – 2009 can be used for verification and testing. VSWR and attenuation in a microwave test bench Measurement of directivity and gain of antennas: Standard dipole (or printed dipole). Measurement of frequency. TDM of two band limited signals. Operating System – Internals and Design Systems. guide wavelength. 4th Ed. of Practical Hrs/Week: 03 Total no. Operating Systems Concepts. 5th Edition. Pearson Education. 9. 1. D. 2nd Ed. M. 25 5. Willaim Stalling. REFERENCE BOOK: 1. 2006.UNIT . “Operating Systems . Inter process communication in UNIX. 10. power. Mailboxes. 3. Silberschatz and Galvin. 2. TEXT BOOK: 1. 2. 2006. bending loss) and numerical aperture Analog and Digital (with TDM) communication link using optical fiber. 2001.
of Practical Hrs. factorial 3) Bit manipulation instructions like checking: i] Whether given data is positive or negative ii] Whether given data is odd or even iii] Logical 1’s and 0’s in a given data iv] 2 out 5 code v] Bit wise and nibble wise palindrome 4) Branch/Loop instructions like: i] Arrays: addition/subtraction of N nos. Determination of coupling and isolation characteristics of a stripline (or microstrip) directional coupler 12. Ascending and descending order ii] Near and Far Conditional and Unconditional jumps. LCM.: 42 I) Programs involving 1) Data transfer instructions like: i] Byte and word data transfer in different addressing modes. Finding largest and smallest nos. ii] Multiplication and Division of signed and unsigned Hexadecimal nos. Calls and Returns 26 IA Marks Exam Hours Exam Marks : 25 : 03 : 50 . (a) Measurement of resonance characteristics of a microstrip ring resonator and determination of dielectric constant of the substrate. ii] Block move (with and without overlap) iii] Block interchange 2) Arithmetic & logical operations like: i] Addition and Subtraction of multi precision nos. of Practical Hrs/Week: 03 Total no. (b) Measurement of power division and isolation characteristics of a microstrip 3 dB power divider. GCD. iii] ASCII adjustment instructions iv] Code conversions v] Arithmetic programs to find square cube.11. MICROPROCESSOR LAB Subject Code : 10ECL68 No.
2-Step Flash ADC. Buffered Keyboard input. Digital Input Code. Mixed-Signal Layout Issues. UNIT 2 Data Converters Architectures: DAC Architectures. 27 . Flash. Resistors String. searching for a string. string reversing. Successive Approximation ADC. R-2R Ladder Networks. Integrating ADC. Display of character/ String on console II) Experiments on interfacing 8086 with the following interfacing modules through DIO (Digital Input/Output-PCI bus compatible) card a) Matrix keyboard interfacing b) Seven segment display interface c) Logical controller interface d) Stepper motor interface III) Other Interfacing Programs a) Interfacing a printer to an X86 microcomputer b) PC to PC Communication ELECTIVE – GROUP A ANALOG AND MIXED MODE VLSI DESIGN Subject Code : 10EC661 No.5) Programs on String manipulation like string transfer. ADC Specifications. Sample and Hold Characteristics. Converting Analog Signals to Data Signals. : 52 (Text Book 1) IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT 1 Data converter fundamentals: Analog versus Digital Discrete Time Signals. Pipeline DAC. etc. of Lecture Hrs. Current Steering. ADC Architectures. 6) Programs involving Software interrupts Programs to use DOS interrupt INT 21h Function calls for Reading a Character from keyboard. DAC Specifications. Pipeline ADC. Charge Scaling DACs. Cyclic DAC. of Lecture Hrs/Week : 04 Total no.
David E Boyce. Oxford University Press. Analog Circuits MOSFET Biasing (upto MOSFET Transition Frequency). Second Edition. Layout. 28 . Capacitors and Resistors. CMOS Analog Circuit Design. Multiplying Quad (Excluding Stimulation).Mixed Signal Circuit Design .R. Stimulation . MOSFET Switch (upto Bidirectional Switches). Interpolating Filters for DAC.UNIT 3 Non-Linear Analog Circuits: Basic CMOS Comparator Design (Excluding Characterization). Jacob Baker. Decimating Filters for ADCs (Excluding Decimating without Averaging onwards). (Vol II of CMOS: Circuit Design. IEEE Press and Wiley Interscience. UNIT 6 OPAmp Design (Excluding Circuits Noise onwards) TEXT BOOK: 1. Delay and adder Elements. First Edition. Analog Multipliers. 2002. Layout and Stimulation). B Razavi.2001.R. 2005 2. P e Allen and D R Holberg. CMOS Circuit. Design of Analog CMOS Integrated Circuits.2002. CMOS. Band pass and High pass Sync filters. UNIT 5 Su-Microns CMOS circuit design: Process Flow. PHI Education. Design. Level Shifting (Excluding Input Level Shifting For Multiplier). Harry W Li. Jacob Baker. McGraw Hill. (Text Book 2) UNIT 4: Data Converter SNR: Improving SNR Using Averaging (Excluding Jitter & Averaging onwards). REFERENCE BOOKS: 1.
comparison of uplink power requirements for TDMA & FDMA. earth eclipse of satellite. on board signal processing satellite switched TDMA. definitions. leandiag orbits. demand assigned TDMA. down link analysis. look angles. apogee and perigee heights. system noise.4 SPACE SEGMENT: Introduction. satellite access. EIRP. receive only home TV system. preassigned FDMA. altitude control. of Lecture Hrs/Week : 04 Total no. limits of visibility. inclined orbits.1 OVER VIEW OF SATELLITE SYSTEMS: Introduction. sun transit outage. MATV. universal time. ionospheric effects. UNIT . calendars.3 PROPAGATION IMPAIRMENTS AND SPACE LINK: Introduction. thermal control. orbital plane. orbital element. antenna subsystem. INTEL Sat. CATV. SCPC (spade system). indoor unit. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT .2 ORBITS: Introduction. TDMA. Kepler laws.SATELLITE COMMUNICATION Subject Code : 10EC662 No. transmission losses. polar mix antenna. power supply units.5 & 6 EARTH SEGEMENT: Introduction. combined CNR. effects of rain. single access. uplink. UNIT . sidereal time. station keeping. INTERFERENCE AND SATELLITE ACCESS: Introduction. Geostationary orbit: Introduction. atmospheric loss. Tx – Rx earth station. rain attenuation. 29 . out door unit. link power budget. other impairments. antenna. SPACE LINK: Introduction. UNIT . transponders. CNR. local mean time and sun synchronous orbits. orbit perturbations. down link. pre-assigned TDMA. UNIT . of Lecture Hrs. frequency allocation. TT&C. interference between satellite circuits.
Rician and Cauchy types of random variables UNIT . satellite mobile services.. R. Pearson Education. PDF. Satellite Communications. 30 . 2. Baye’s Theorem. John Wiley & Sons. Conditional expected values. of Lecture Hrs. 2003. orb communication and iridium. USAT.3 OPERATIONS ON A SINGLE R V: Expected value. Events. Uniform Exponential. 2006. Gamma. orbital spacing. McGraw-Hill International edition. REFERENCES BOOKS: 1. TEXT BOOK: 1. GPS. A. RadarSat. Pitchand. SATELLITE MOBILE AND SPECIALIZED SERVICES: Introduction. Laplace. 2007. Raleigh. Joint and conditional probabilities. Chi-Square. frequency and polarization. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Density Functions: CDF. W. Dennis Roddy. bit rates for digital TV. Discrete Random Variables. H. Satellite Communication Systems Engineering. transponder capacity.. Distributions. Charles Bostian and Jeremy Allnutt.1 INTRODUCTION TO PROBABILITY THEORY: Experiments.7 & 8 DBS. 4th Edition. L. Nelson. L. Gaussian random variable. Erlang. EV of functions of Random variables.2 Random Variables.UNIT . Axioms. Suyderhoud. Timothy Pratt. of Lecture Hrs/Week : 04 Total no. RANDOM PROCESSES Subject Code : 10EC663 No. Central Moments. Assigning probabilities. Engg Example. power ratio. Independence. UNIT . Satellite Communications. 2nd Ed. 2nd Edition. EV of Random variables. sample space.
UNIT . Independent Random variables. TEXT BOOK: 1. Engg applications. linear prediction. Engg Application.A. Complex Random variables.7 RANDOM PROCESS: Definition and characterization. CDF. joint PDF.S L Miller and D C Childers: Academic Press / Elsivier 2004 REFERENCE BOOKS: 1. Probability. UNIT . Engg application.8 EXAMPLE PROCESSES: Markov processes. Telephone networks. Scalar quantization.EV involving multiple Random variables. Probability. Probability and random processes: application to Signal processing and communication . Engg application. UNIT . entropy and source coding. UNIT . Gaussian Random variable in multiple dimension. Moment generating functions. Probability generating functions.4 Characteristic functions. Papoullis and S U Pillai: McGraw Hill 2002 2. Poisson Processes. Random variables and stochastic processes .. Computer networks. Joint CDF. PDF. density and mass functions. Properties of ACF. EV involving pairs of Random variables. Joint probability mass functions.5 Pairs of Random variables. Gaussian Processes.UNIT .6 MULTIPLE RANDOM VARIABLES: Joint and conditional PMF. Stationary and Ergodic Random processes. Random variables and Random signal principles Peyton Z Peebles: TMH 4th Edition 2007 31 . Conditional Distribution. Mathematical tools for studying Random Processes.
circuit and system limits. dynamic dissipation. Probability. random processes and applications . of Lecture Hrs/Week : 04 Total no. Logic and Circuit level approaches. Gate induced Drain leakage. Low voltage design techniques using reverse Vgs. supply clock generation. device.computation. Physics of power dissipation in MOSFET devices – MIS Structure. fundamental limits. UNIT .2 Power dissipation in CMOS – Short circuit dissipation.3.7 LOW ENERGY COMPUTING: Energy dissipation in transistor channel. FSM and Combinational logic. steep sub threshold swing and multiple threshold voltages. Algorithm level transforms. multiple supply voltages. Design style. operation reduction and substitution. designs with reversible and partially reversible logic. minimizing short channel effect. level shifter and I/O Buffer. UNIT . Energy recovery circuit design.Principles of low power design. device design issues. Testing with elevated intrinsic leakage. designing for low power. UNIT – 3&4 SYNTHESIS FOR LOW POWER: Behavioral. voltage scaling. Sources of power dissipation. Load capacitance.H Stark and Woods: PHI 2001 LOW POWER VLSI DESIGN Subject Code : 10EC664 No. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT – 1 Introduction. of Lecture Hrs. Long channel and sub-micron MOSFET. pre. 32 . Leakage current in Deep sub-micron transistors. Circuit activity driven architectural transformations. UNIT – 5&6 DESIGN AND TEST OF LOW-VOLTAGE CMOS CIRCUITS: Introduction. Transistor sizing. Material. energy recovery in adiabatic logic and SRAM core. Low power design limits . Hierarchy of limits. Power-constrained Least squares optimization for adaptive and non-adaptive filters. Design of peripheral circuits – address decoder.
2000. DATA STRUCTURE USING C++ Subject Code : 10EC665 No. Wiley Inter science. Linear lists. of Lecture Hrs/Week : 04 Total no. UNIT . UNIT . TEXT BOOK: 1. UNIT . Dynamic memory allocation classis. Kaushik Roy and Sharat C Prasad. of Lecture Hrs.UNIT .3 STACKS: The abstract data types. UNIT .4 Queues: The abstract data types. Matrices. sources of power dissipation. Testing and debugging. Linear representation. Derived classes and inheritance. Applications.8 SOFTWARE DESIGN FOR LOW POWER: Introduction. Introduction. Formula-based representation linked representation. power estimation and optimization. Linked representation. UNIT . Applications. Formulabased representation. Hash table representation. Linked Linked representation. Special matrices spare matrices. Indirect addressing simulating pointers.2 ARRAYS AND MATRICS: Arrays.6 33 . Derived classed and inheritance. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT .5 SKIP LISTS AND HASHING: Dictionaries. Formula-based representation. Low-Power CMOS VLSI Circuit Design. Data Representation. Skip list presentation.1 INTRODUCTION: Functions and parameters.
UNIT . Programmable logic arrays (PLAs).3 34 . Programmable array logic (PLAs). VHDL models for a multiplexer. Algorithms. VHDL model for a counter.Balaguruswamy. of Lecture Hrs. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . VHDL procedures. Programming in C++ . Other sequential programmable logic devices (PLDs). Compilation and simulation of VHDL code. UNIT-8 Search Trees: Binary search trees. 1995. Variables. 2010 . Packages and libraries. Applications.1 INTRODUCTION: VHDL description of combinational networks. Common binary tree operations. TMH.2 DESIGNING WITH PROGRAMMABLE LOGIC DEVICES: Read-only memories. ADT and class extensions. UNIT . 2. Properties and representation of binary trees. DIGITAL SYSTEMS DESIGN USING VHDL Subject Code : 10EC666 No. Leftist trees. Design of a keypad scanner. Modeling a sequential machine. VHDL functions. Modeling flip-flops using VHDL. Data structures.2000. TEXT BOOK: 1. TMH. VHDL operators. of Lecture Hrs/Week : 04 Total no. 4th. REFERENCE BOOKS: 1. UNIT . Binary tree traversal the ADT binary tree. Arrays. and applications in C++ Sartaj Sahni. B-trees.BINARY AND OTHER TREES: Trees.Balaguruswamy. Binary trees. Heaps. Signals and constants. McGraw Hill.7 PRIRITY QUEUES: Linear lists. Object Oriented Programming in C++ .
IEEE1164 standard logic. Synthesis of VHDL code. REFERENCE BOOKS: 35 . Operator overloading. Floating-point multiplication. 9th reprint. Design of a binary multiplier. Alternative realization for SM charts using microprogramming. Generate statements. Jr:. Interfacing memory to a microprocessor bus. Altera FELX 10K series COLDs. UNIT . UNIT . Other floating-point operations. Linked state machines.5 DESIGNING WITH PROGRAMMABLE GATE ARRAYS AND COMPLEX PROGRAMMABLE LOGIC DEVICES: Xlinx 3000 series FPGAs. Altera complex programmable logic devices (CPLDs). Realization of SM charts. Generics. TEXT BOOK: 1. Multiplication of signed binary numbers. Transport and Inertial delays.DESIGN OF NETWORKS FOR ARITHMETIC OPERATIONS: Design of a serial adder with accumulator. Design of a binary divider. A simplified 486 bus model.4 DIGITAL DESIGN WITH SM CHARTS: State machine charts. Digital Systems Design using VHDL. Xlinx 4000 series FPGAs.7 ADDITIONAL TOPICS IN VHDL: Attributes. Inc. Implementation of the dice game. Thomson Learning. Charles H. Roth. 2006. Files and Text IO. UNIT . Synthesis examples.6 FLOATING . Multi-valued logic and signal resolution. State graphs for control networks. Derivation of SM charts. UNIT . using a one-hot state assignment.8 VHDL MODELS FOR MEMORIES AND BUSES: Static RAM. UNIT . Designing with FPGAs.POINT ARITHMETIC: Representation of floating-point numbers.
sample and hold. Pearson Education. of Lecture Hrs/Week : 04 Exam Hours Total no. Tata McGrw-Hill. of Lecture Hrs. UNIT 3 Cluster of Instruments in System: Interfacing of external instruments to a PC – RS 232C. UNIT 2 Fundamentals of Virtual Instrumentation: Concept of Virtual Instrumentation – PC based data acquisition – Typical on board DAQ card – Resolution and sampling frequency – Multiplexing of analog inputs – Singleended and differential inputs – Different strategies for sampling of multi channel analog inputs. RS 485 and USB standards – IEEE 488 standard – ISO –OSI model for series bus – introduction to bus protocols of MOD bus and CAN bus. 2009. 2 nd Ed. UNIT 4 Graphical Programming Environment in VI: Concepts of graphical programming – Lab-view software – Concept of VIs and sub VIs – Display types – Digital – Analog – Chart – Oscilloscope types – Loops – Case and sequence structures – Types of data – Arrays – Formulate nodes – Local and Global variables – String and file I/O. : 52 Exam Marks : 25 : 03 : 100 UNIT 1 Review of Digital Instrumentation: Representation of analog signals in the digital domain – Review of quantization in amplifier and time areas. New Delhi. Reference Books: 36 . UNIT 5 Analysis Tools and Simple Application in VI: Fourier transform – Power spectrum – Correlation – Windowing and filtering tools – Simple temperature indicator – ON/OFF controller – PID controller – CRO emulation – Simulation of a simple second order system – Generation of HTML page. Elsivier Science.. 2004 Digital Electronics and Design with VHDL . Stephen 2. 3. sampling theorem. Fundamentals of Digital Logic Design with VHDL. 2007 Digital System Design with VHDL.. Mark Zwolinski. Brwon & Zvonko Vranesic. Concept of universal DAQ card – Use of timercounter and analog outputs on the universal DAQ card. RS – 422.Volnei A Pedroni. 2 Ed.1. VIRTUAL INSTRUMENTATION Subject Code : 10EC668 IA Marks No. ADC and DAC.
Gigabit Ethernet.3 MULTIPLE ACCESSES: Channelisation. Fast Ethernet. HDLC. DSL. Dial up modem. “Learning with Lab-View” Preticee Hall. Sybes International. Telephone and cable networks for data transmission. Flow and error control. Gupta and J P Gupta. 4. OSI Model. Ethernet. Layers in OSI model.5 37 . 2000 Robert H. 1994 Peter W Gofton . TCP?IP Suite.1 Layered tasks.2 DATA LINK CONTROL: Framing. UNIT . Standard Ethernet. 2003 Ernest O. UNIT . Bishop. Random access. 5th Edn. Addressing. TMH. IEEE standards. Controlled access. Doeblin and Dhanesh N Manik. of Lecture Hrs/Week : 04 Total no.11 UNIT . Instrument Society of America. “Virtual Instrumentation. of Lecture Hrs.1. New Delhi. “Understanding Serial Communication”.”PC Interfacing for Data 2. Acquisition and Process Control”. Protocols. UNIT . TMH. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . 2009 Sanjay Gupta. 3. VII SEMESTER COMPUTER COMMUNICATION NETWORKS Subject Code : 10EC71 No. S. Noiseless channels and noisy channels. Changes in the standards. Wireless LAN IEEE 802. LABVIEW”. Telephone networks. “ Measrement Systems – Application and Design”. 2007. 5.4 Wired LAN. Cable TV for data transmission.
Multicast Routing protocols UNIT . Ipv6 addresses. Forwarding.Connecting LANs. Historical development. optical fiber waveguides. 4th Ed. Wayne Tomasi: Pearson education 2007 OPTICAL FIBER COMMUNICATION Subject Code : 10EC72 No. B Forouzan. Ray theory. UNIT .6 Network Layer. and applications of optical fiber communication. UDP. cutoff wave length. 2003 2. general system. TCP. 38 . TMH 2006 REFERENCE BOOKS: 1. single mode fiber. Resolution TEXT BOOK: 1.4. Optical Fibers: fiber materials. Keith W. Logical addressing. mode filed diameter. Introduction to Data communication and Networking.7 Delivery.4). Virtual LANs UNIT . advantages. photonic crystal. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . disadvantages. Ross: Pearson education. James F. Domain name system. Kurose. Connecting devices. fiber optic cables specialty fibers. 2nd Edition. Ipv4 and Ipv6 Transition from Ipv4 to Ipv6. Computer Networks. of Lecture Hrs/Week : 04 Total no. of Lecture Hrs. Unicast Routing Protocols. cylindrical fiber (no derivations in article 2.1 OVERVIEW OF OPTICAL FIBER COMMUNICATION: Introduction. Data Communication and Networking. Backbone and Virtual LANs.8 Transport layer Process to process Delivery. Ipv4 addresses. Back bone Networks.
Intra model dispersion. Photo detectors. UNIT . System considerations. UNIT . key link parameters. quantum limit. resistive budget. Digital links – Introduction. operation. bending loss. Attenuation. fiber splices. link power budget. multiplexer. point–to–point links.7 WDM CONCEPTS AND COMPONENTS: WDM concepts. multichannel transmission techniques. Optical Interfaces.6 ANALOG AND DIGITAL LINKS: Analog links – Introduction. Inter model dispersion. UNIT . Mach-Zehender interferometer. dispersion.3 OPTICAL SOURCES AND DETECTORS: Introduction.4 FIBER COUPLERS AND CONNECTORS: Introduction. UNIT . MEMS technology. coherent detection. basic applications and types. scattering losses. transmission distance for single mode fibers. semiconductor optical amplifiers. Response time. SONET/SDH rings. Photo diodes. Radio over fiber links. Optical Receiver Operation. single mode fiber joints. WDM standards. fiber connectors and fiber couplers.2 TRANSMISSION CHARACTERISTICS OF OPTICAL FIBERS: Introduction. polarization controllers. CNR. SONET / SDH.8 Optical Amplifiers and Networks – optical amplifiers. double hetero junction structure. Isolators and circulators. direct thin film filters. microwave photonics. variable optical attenuators. nodal noise and chirping. active optical components.5 OPTICAL RECEIVER: Introduction.UNIT . eye diagrams. chromatic dispersion compensators. LED’s. High – speed light – waveguides. RF over fiber. dynamic gain equalizers. Power penalties. OPTICAL NETWORKS: Introduction. absorption. fiber alignment and joint loss. Analog receivers UNIT . short wave length band. EDFA. receiver sensitivity. overview of analog links. overview of WDM operation principles. optical drop multiplexers. tunable light sources. UNIT . tunable optical fibers. Photo detector noise. 39 . burst mode receiver. comparison of photo detectors. LASER diodes.
2007.Joseph C Palais: 4th Edition. IGBT’s. Peripheral effects. Switching characteristics. Gate characteristics. "Optical Fiber Communication”. 1 φ semi converters (all converters with R & RL load). 1φ fully controlled converters. Gerd Keiser.1 Introduction. Fiber Optic Communication . POWER ELECTRONICS Subject Code : 10EC73 No. Principles of phase controlled converter operation.. Isolation of gate and base drives. UNIT . Pearson Education.2 POWER TRANSISTOR: Power BJT’s. Gate drive. 3rd Impression. 2008. Senior. Gate trigger circuits. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Power semiconductor devices. Base derive control.5 40 . John M. Switching limits. di / dt and dv / dt protection. 4th Ed. Types of power electronics circuits. "Optical Fiber Communications". 2. Power MOSFET’s. UNIT . Switching characteristics.3 INTRODUCTION TO THYRISTORS: Principle of operation states anode-cathode characteristics. Turn-on Methods. UNIT .4 CONTROLLED RECTIFIERS: Introduction. REFERENCE BOOK: 1.TEXT BOOKS: 1. Two transistor model. of Lecture Hrs/Week : 04 Total no. of Lecture Hrs. Dynamic Turn-on and turn-off characteristics. Applications of power electronics. Control characteristics. Thyristor firing circuits. Pearson Education. MGH. Duel converters. UNIT .
Principles of on and off control. external pulse commutation. Wiley India Pvt. Analysis of impulse commutated Thyristor chopper (only qualitative analysis). Essentials and Applications”.B. Hart. V Nattarasu and R. REFERENCE BOOKS: 1.6 AC VOLTAGE CONTROLLERS: Introduction. 2nd Ed. voltage control of 1φ invertors.8 INVERTORS: Introduction. “Power Electronics”. TMH publisher. class A and class B types. numerical problems. 2007. 3. UNIT .M.Thyristor turn off methods. of Lecture Hrs. L Umanand. H. “Power Electronics” . Chopper classification. 2. Variable DC link inverter. : 52 41 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 . PHI / Pearson publisher 2004. EMBEDDED SYSTEM DESIGN Subject Code : 10EC74 No. D. Principles of step down and step up choppers. “Power Electronics” . current source invertors. “Power Electronics. 1φ bridge inverter. Principles of phase control. Singh and Kanchandani K. 2006. natural and forced commutation. Complementary commutation. Performance parameters. 2010. 2009. TEXT BOOKS: 1. Principles of operation. numerical problems. self commutation. of Lecture Hrs/Week : 04 Total no. UNIT . Pearson/Sanguine Pub. Rashid 3rd edition. McGraw Hill.M. UNIT . Step down chopper with RL loads. Daniel W. Single phase controllers with restive loads and Inductive loads. Anandamurhty. AC line commutation.S.7 DC CHOPPERS: Introduction. auxiliary commutation. 2. “Power Electronics” . Ltd.
A General Memory Interface. The Core Level. System Specifications versus System Requirements. Time. Register View of a Microprocessor The Hardware Side: Storage Elements and Finite-State Machines (2 hour) The concepts of State and Time. Sharing Resources. Basic Concepts of Caching. Threads – Lightweight and heavyweight. The CPU is a resource. Embedded Systems-A Register View. Foreground/Background Systems. UNIT 2: The Hardware Side: An Introduction. 42 . Other Considerations. The System Design Specification. Dynamic RAM Overview. OS architecture. Complexity Analysis. UNIT 3: Memories and the Memory Subsystem: Classifying Memory. Prototyping. Registers-A First Look. Analyzing code. Instructions in Detail. DRAM Design. SRAM Design. Designing a Cache System. Terminology. Representing Information. etc. Response Time. Embedded Design and Development Process. memory management revisited UNIT 7 & 8: Performance Analysis and Optimization: Performance or Efficiency Measures. Functional Model versus Architectural Model. Partitioning and Decomposing a System. Archiving the Project. Philosophy. Programs and Processes. The real time operating system (RTOS). The Design Process. The methodology. The operating System. DRAM Memory Interface. Addresses. Instructions. The Memory Map. – A more detailed look. A Memory Interface in Detail. Architectural Design. Functional Design. Identifying the Requirements. ROM Overview. Finite State MachinesA Theoretical Model. Chip Organization. Embedded Systems-An Instruction Set View. UNIT 4: Embedded Systems Design and Development : System Design and Development. Understanding Numbers. Life-cycle Models.UNIT 1: Introduction to Embedded System: Introducing Embedded Systems. Dynamic Memory Allocation. Memory Subsystem Architecture. Tasks and Task control blocks. Problem Solving-Five Steps to Design. Static RAM Overview. Formulating the Requirements Specification. The State Diagram. Embedded Systems. UNIT 5 & 6: Real-Time Kernels and Operating Systems: Tasks and Things.
2005 3. 2008 Reference Books: 1. : 42 Exam Marks : 50 (Wherever necessary Cadence/Synopsis/Menta Graphics tools can used) PART . of Practical Hrs. John Wiley India Edition. An inverter A Buffer Transmission Gate Basic/universal gates Flip flop -RS. Evaluating Performance. observe the waveform and synthesize the code with technological library with given Constraints*. ii. Hardware Accelerators. D. Embedded Systems – A contemporary Design Tool. i. 2008 2. Embedded Systems Architecture – A Comprehensive Guide for Engineers and Programmers. James K. Peckol. TMH. v. Raj Kamal. Write Verilog Code for the following circuits and their Test Bench for verification. Thoughts on Performance Optimization. John Weily. vi. Elsevier Publication.Time Loading. JK. Performance Optimization. Dreamtech Software Team. T Serial & Parallel adder 4-bit counter [Synchronous and Asynchronous counter] Successive approximation register [SAR] 43 . Programming for Embedded Systems. Tricks of the Trade.A DIGITAL DESIGN ASIC-DIGITAL DESIGN FLOW 1. Caches and Performance Text Book: 1. iii. vii. Memory Loading. Tammy Noergaard. iv. viii. Do the initial timing verification with gate level simulation. Embedded Systems: Architecture and Programming. 2008 VLSI LAB Subject Code : 10ECL77 IA Marks : 25 No. MS. of Practical Hrs/Week : 03 Exam Hours : 03 Total no.
ERC c. Extract RC and back annotate the same and verify the Design. Design the following circuits with given specifications*. Check for LVS d.B ANALOG DESIGN Analog Design Flow 1. Extract RC and back annotate the same and verify the Design e. AC Analysis iii) Transient Analysis b. Check for LVS d. Design an Inverter with given specifications*. completing the design flow mentioned below: a. Draw the schematic and verify the following i) DC Analysis ii). 44 . Draw the schematic and verify the following i) DC Analysis ii) Transient Analysis b. Extract RC and back annotate the same and verify the Design. Draw the schematic and verify the following i) DC Analysis ii) AC Analysis iii) Transient Analysis b. Draw the Layout and verify the DRC. ERC c. Check for LVS d. Power and Area to the given constraint*** 2. Design an op-amp with given specification* using given differential amplifier Common source and Common Drain amplifier in library** and completing the design flow mentioned below: a. i) A Single Stage differential amplifier ii) Common source and Common Drain amplifier 3. ERC c.* An appropriate constraint should be given PART . Verify & Optimize for Time. Draw the Layout and verify the DRC. Draw the Layout and verify the DRC. completing the design flow mentioned below: a.
Draw the schematic and verify the following i) DC Analysis ii) AC Analysis iii) Transient Analysis b.4. of Practical Hrs/Week: 03 45 IA Marks Exam Hours : 25 : 03 . *** An appropriate constraint should be given POWER ELECTRONICS LAB Subject Code : 10ECL78 No. Design a 4 bit R-2R based DAC for the given specification and completing the design flow mentioned using given op-amp in the library**. 5. [Specifications to GDS-II] * Appropriate specification should be given. ** Applicable Library should be added & information should be given to the Designer. Check for LVS d. a. Draw the Layout and verify the DRC. Extract RC and back annotate the same and verify the Design. For the SAR based ADC mentioned in the figure below draw the mixed signal schematic and verify the functionality by completing ASIC Design FLOW. ERC c.
Exam Marks : 50 Static characteristics of SCR and DIAC. Generation of firing signals for thyristors/ trials using digital circuits / microprocessor. 12. Digital Filters. Decimation and Interpolation. 9. The Sampling Process. 8. 10. 7. Single phase Fully Controlled Bridge Converter with R and R-L loads. 6. Parallel / series inverter. 11. 5. Basic Architectural Features. 13. Discrete Time Sequences. 4. DSP Computational Building Blocks. A Digital Signal-Processing System.1 INTRODUCTION TO DIGITAL SIGNAL PROCESSING: Introduction. Speed control of stepper motor. 2. Note: Experiments to be conducted with isolation transformer and low voltage DSP ALGORITHMS AND ARCHITECTURE Subject Code : 10EC751 No. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Features for External Interfacing. Speed control of a separately exited DC motor. : 42 1. Speed control of universal motor. AC voltage controller using triac – diac combination. of Lecture Hrs. Data Addressing Capabilities.Total no. 3. Programmability and Program Execution. of Practical Hrs. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT). Address Generation Unit. Static characteristics of MOSFET and IGBT. Controlled HWR and FWR using RC triggering circuit SCR turn off using i) LC circuit ii) Auxiliary Commutation UJT firing circuit for HWR and FWR circuits. of Lecture Hrs/Week : 04 Total no.2 ARCHITECTURES FOR PROGRAMMABLE DIGITAL SIGNALPROCESSORS: Introduction. Linear Time-Invariant Systems.3 46 . UNIT . Bus Architecture and Memory. Voltage (Impulse) commutated chopper both constant frequency and variable frequency operations. UNIT .
UNIT . Memory Space of TMS32OC54xx Processors. Ifeachor E. An FFT Algorithm for DFT Computation. 2nd. FIR Filters. Program Control. Memory Space Organization. C. 2004.5 IMPLEMENTATION OF BASIC DSP ALGORITHMS: Introduction. Pipeline Operation of TMS32OC54xx Processor. Thomson Learning. 2010 47 . IIR Filters. Overflow and Scaling. Avatar Singh and S. An Image Processing System. Digital Signal Processing: A practical approach. Synchronous Serial Interface.6 IMPLEMENTATION OF FFT ALGORITHMS: Introduction. A CODEC Interface Circuit. REFERENCE BOOKS: 1. “Digital Signal Processing”.8 INTERFACING AND APPLICATIONS OF DSP PROCESSOR: Introduction. OnChip peripherals. UNIT . Memory Interface. External Bus Interfacing Signals. UNIT .7 INTERFACING MEMORY AND PARALLEL I/O PERIPHERALS TO DSP DEVICES: Introduction. Jervis B. TEXT BOOK: 1. Interpolation and Decimation Filters (one example in each case). UNIT . PHI/ 2002 2. Interrupts of TMS32OC54XX Processors. “Digital Signal Processors”. The Q-notation. A Speech Processing System. B Venkataramani and M Bhaskar TMH.. Bit-Reversed Index Generation & Implementation on the TMS32OC54xx. Data Addressing Modes of TMS32OC54xx. UNIT . W Pearson-Education. Programmed I/O. DSP Based Bio-telemetry Receiver. Parallel I/O Interface. Commercial Digital Signal-processing Devices. Interrupts and I / O Direct Memory Access (DMA)..4 Detail Study of TMS320C54X & 54xx Instructions and Programming. Srinivasan.PROGRAMMABLE DIGITAL SIGNAL PROCESSORS: Introduction.
Components of a smart system. shapememory-alloy based actuator. Smart material processing: e. thin-film deposition. magnetic micro relay. Silicon micromachining: surface. “Architectures for Digital Signal Processing”. 2007 MICRO AND SMART SYSTEMS TECHNOLOGY Subject Code No. and systems. c) Actuators: silicon micro-mirror arrays. wafer-bonding. electro-thermal actuator. Multi-disciplinary aspects. Commercial products. Emerging trends 48 . bonding based process flows. Evolution of micro-manufacturing. etching (wet and dry)./ Week Total No. b) Sensors: silicon capacitive accelerometer. : 10MS752 : 04 : 52 IA Marks Exam Hours Exam Marks : : : 25 03 10 0 UNIT . active noise control in a helicopter cabin. piezo-resistive pressure sensor. b. actuators. d) Systems: micro gas turbine. of Lecture Hrs. Peter Pirsch John Weily. UNIT .2 MICRO AND SMART DEVICES AND SYSTEMS: PRINCIPLES AND MATERIALS: a) Definitions and salient features of sensors. c.3 MICROMANUFACTURING AND MATERIAL PROCESSING: a. piezo-electric based inkjet printhead. Application areas. Silicon wafer processing. blood analyzer. of Lecture Hrs.3. UNIT . bulk. and metallization. structures and systems. fiber-optic gyroscope and surface-acoustic-wave based wireless strain sensor. Processing of other materials: ceramics. Micromachined transducers. Commercial products.1 INTRODUCTION TO MICRO AND SMART SYSTEMS: a) What are smart-material systems? Evolution of smart materials. moulding. Applications areas. lithography. conductometric gas sensor. electrostatic comb-drive and micromotor. polymers and metals f. Thick-film processing: d. portable clinical analyzer. b) What are microsystems? Feynman’s vision.
Elastic deformation and stress analysis of beams and plates. Piezoelectric modeling. UNIT . and active vibration control of a beam. UNIT . UNIT . Microsystem packaging examples. Electromagnetic actuation. and model order reduction. Basic Op-Amp circuits. Examples from microsystems. Thermal loading. Piezoresistive modeling. transistors. Heat transfer issues. Magnetostrictive actuators.4 MODELING: a. Transfer function. Commercial software. CIRCUITS AND CONTROL: Carrier concentrations. MOSFET amplifiers. semiconductor diodes. stability. Basic fluids issues.8 CASE STUDIES: BEL pressure sensor. Coupled-domain simulations using Matlab. Coupled electromechanics.7 INTEGRATION AND PACKAGING OF MICROELECTRO MECHANICAL SYSTEMS: Integration of microelectronics and micro devices at wafer and chip levels. c.6 ELECTRONICS. state-space modeling. UNIT . flip-chip. b. Residual stresses and stress gradients. Charge-measuring circuits. thermal cycler for DNA amplification.5 COMPUTER-AIDED SIMULATION AND DESIGN: Background to the finite element element method. Electrostatics. Capillary electro-phoresis. PID controllers. Scaling issues.UNIT . UNIT . Lowtemperature-cofired-ceramic (LTCC) multi-chip-module technology. operational amplifiers. Examples from smart systems and micromachined accelerometer or a thermal cycler.9 Mini-projects and class-demonstrations (not for Examination) a) CAD lab (coupled field simulation of electrostatic-elastic actuation with fluid effect) b) BEL pressure sensor 49 . Microelectronic packaging: wire and ball bonding.
Nitaigour Premchand Mahalik. 3. Animations of working principles. 2. D. 2001. Minhang Bao. TaiRan Tsu. REFERENCE BOOKS: 1. MEMS. TMH 2007 50 . Amsterdam. Laboratory hardware kits for (i) BEL pressure sensor. K. Smart Material Systems and MEMS: V. 1. The Netherlands. Vinoy. photographs and movie clips of processing machinery and working devices. Varadan. J. process flows and processing techniques. USA. Boston. Elsevier. Tata Mc-Graw-Hill. ISBN 0-444-51616-6. A CD-supplement with Matlab codes. Analysis and Design Principles of MEMS Devices. S. Gopalakrishnan. Kluwer Academic Publishers.c) Thermal-cycler for PCR d) Active control of a cantilever beam TEXT BOOKS AND A CD-SUPPLEMENT: 1. MEMS & Microsystems: Design and Manufacture. S. Senturia. Wiley. ISBN 0-7923-7246-8. 2. Design and Development Methodologies. (ii) thermal-cycler and (iii) active control of a cantilever beam. 4. Microsystems Design.
ARTIFICIAL NEURAL NETWORKS Subject Code : 10EC753 No. of Lecture Hrs/Week : 04 Total no. of Lecture Hrs. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100
UNIT - 1 Introduction, history, structure and function of single neuron, neural net architectures, neural learning, use of neural networks.
UNIT - 2 Supervised learning, single layer networks, perceptions, linear separability, perceptions training algorithm, guarantees of success, modifications. UNIT - 3 Multiclass networks-I, multilevel discrimination, preliminaries, propagation, setting parameter values, theoretical results.
UNIT - 4 Accelerating learning process, application, mandaline, adaptive multilayer networks.
UNIT - 5 Prediction networks, radial basis functions, polynomial regularization, unsupervised learning, winner take all networks.
UNIT - 6 Learning vector quantizing, counter propagation networks, adaptive resonance theorem, toplogically organized networks, distance based learning, neo-cognition. UNIT - 7 Associative models, hop field networks, brain state networks, Boltzmann machines, hetero associations. UNIT - 8
Optimization using hop filed networks, simulated annealing, random search, evolutionary computation. TEXT BOOK: 1. Elements of Artificial Neural Networks, Kishan Mehrotra, C. K. Mohan, Sanjay Ranka, Penram, 1997. REFERENCE BOOKS: 1. Artificial Neural Networks, R. Schalkoff, MGH, 1997. 2. Introduction to Artificial Neural Systems, J. Zurada, Jaico, 2003. 3. Neural Networks, Haykins, Pearson Edu., 1999. CAD FOR VLSI Subject Code : 10EC754 No. of Lecture Hrs/Week : 04 Total no. of Lecture Hrs. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100
UNIT – 1&2 INTRODUCTION TO VLSI METHODOLOGIES: VLSI Physical Design Automation - Design and Fabrication of VLSI Devices - Fabrication process and its impact on Physical Design.
UNIT – 3&4 A QUICK TOUR OF VLSI DESIGN AUTOMATION TOOLS: Data structures and Basic Algorithms, Algorithmic Graph theory and computational complexity, Tractable and Intractable problems.
UNIT – 5&6 GENERAL PURPOSE METHODS FOR COMBINATIONAL OPTIMIZATION: partitioning, floor planning and pin assignment, placement, routing.
UNIT – 7&8
SIMULATION-LOGIC SYNTHESIS: Verification-High level synthesis Compaction. Physical Design Automation of FPGAs, MCMS-VHDLVerilog-Implementation of Simple circuits using VHDL and Verilog.
“Algorithms for VLSI Physical Design Automation”, N. A. Shervani, 1999. “Algorithms for VLSI Design Automation”, S. H. Gerez, 1998. APPLIED EMBEDDED SYSTEM DESIGN Subject Code : 10EC755 No. of Lecture Hrs/Week : 04 Total no. of Lecture Hrs. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100
UNIT - 1
Analog Communication.............................8 Unit - 8...................................................13 ...................13 Microprocessor......................................19 Unit - 2...................................................19 ..............................................19 Unit - 5...................................................20 .............................................20 Antennas and Propagation.......................22 Unit - 1................................................30 Unit - 2................................................30 ..........................................30 Unit - 3................................................30 ...........................................31 Unit - 4................................................31 ...........................................31 Unit - 5................................................31 ..........................................31
Unit - 6................................................31 ..........................................31 Unit - 7................................................31 ..........................................31 Unit - 8................................................31 ..........................................31 Reference Books:.....................................61 Unit - 1...................................................70 .............................................70 Unit - 2............................................70 ......................................71 Unit - 8...................................................71 .............................................71 Text Book:..............................................77 Reffrence Books:......................................77 Real Time Operating Systems...............................................81 Unit - 1...................................................................................81 Definition and Classification of Real time systems: Concept of computer control, sequence, loop and supervisor control, centralized, hierarchical and distributed systems, Human Computer interface, hardware requirement for real time applications, specialized processors, interfaces, communications.....................................................................81 ............................................................................81 Unit - 2...................................................................................81 Special features of languages for real time application, review of data types, concurrency, exception handling, corountines, low-level facilities. Overview of Real time languages, modula 2 and Ada as a Real Time Languages.......................81 ............................................................................81 Unit - 3...................................................................................81 Real Time Operating Systems: (PSOS+Vx WORKS). Scheduling strategies, priority structures, Task management, Real Time Clock Handler, Code sharing, Resource Control, Inter task Communication and Control, Example of Creating
.83 .........................5.1........84 Unit ....................................... Faults. Rendezvous...............................and RTOS based on modula 2 kernel... Redundancy. Detection and Containment...................82 Reliability evaluation: Introduction................7............................................. Reliability Models for Hardware..............84 ..........83 Unit ..................................................................................6.....4...... multitasking Approach...........................81 Design analysis: Introduction................................ Ward and Mellor Method......82 .................................. Preliminary Design.....................................................................8............ Concurrency Control.....................................................................................83 Unit ........................ Parameters...............81 Unit ................8....82 Unit ............. MASXOT............... Methodology.............................................................................6........................................................81 ..................... HATLEY & Pribhai method.....84 55 ........................82 Fault tolerance techniques: Introduction. Disk Scheduling Algorithms...................................................82 Unit ........................................................ Analysis of Petri Nets....... Specification............................... Petrinets..... Real Time Vs General Purpose Databases....................81 Introduction to Design of Real Time Systems..81 ................. Integrated Failure Handling........... Scheduling problem Real Time Database............... Fault types.............................................................................. PAISLEY System........................82 Unit ............81 Development Methodologies: Yourdon....81 ............... monitors............... Maintaining Serialization Consistency..........................81 ............................................83 ...................... Software Error Models..............................................................82 Reference Books:.....................................................2........................ Practical Real Time Operating Systems.............. Transaction priorities and Aborts....81 Unit .........................................82 ..........................................................................81 Unit ... Errors and Failures.........
. 2nd Edn........ Pearson Edition 1999... 2..... 2008. Programming. Embedded Systems : Architecture.......... TMH.... John Wikey & Sons.. Frank Vahid... Embedded System Design – A certified Hardware / Software Introduction... REFERENCE BOOKS: 1... 2002...... An embedded Software Primer by David E Simon......84 TEXT BOOK: 1. Raj Kamal. 56 . and Design...
8 57 .4 Brief Applications of temporal processing of speech signals in synthesis. enhancement. UNIT . of Lecture Hrs. diphthongs. the complex cepstrum of speech. Acoustic phonetics: vowels. short-time autocorrelation function. fricatives. sampling rates in time and frequency.6 Filter bank summation and overlap add methods for short-time synthesis of speech. UNIT .7 HOMOMORPHIC SPEECH PROCESSING: Introduction. of Lecture Hrs/Week : 04 Total no. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . silence detection. UNIT . short-time energy and average magnitude.1 PRODUCTION AND CLASSIFICATION OF SPEECH SOUNDS: Introduction. definitions and properties: Fourier transforms interpretation and linear filter interpretation. short-time average zero crossing rate.5 FREQUENCY DOMAIN METHODS FOR SPEECH PROCESSING: Introduction.3 Speech vs. semivowels. UNIT . UNIT .2 TIME-DOMAIN METHODS FOR SPEECH PROCESSING: time dependent processing of speech. UNIT . nasals. homomorphic system for convolution.SPEECH PROCESSING Subject Code : 10EC756 No. mechanism of speech production. hearing applications and clear speech. sinusoidal and harmonic plus noise method of analysis/synthesis. pitch period estimation using parallel processing approach. homomorphic vocoder. stops and affricates. UNIT .
Morgan. 2004. T. W. R. 2004. F. John Wiley. 2. Speech and Audio Signal Processing: Processing and Perception of Speech and Music. 2004. REFERENCE BOOKS: 1. Pearson Education Asia. B. Gold and N. Quatieri. Digital Processing of Speech Signals. 58 . TEXT BOOK: 1.APPLICATIONS OF SPEECH PROCESSING: Brief applications of speech processing in voice response systems hearing aid design and recognition systems. L. Rabiner and R. Pearson Education Asia. Discrete Time Speech Signal Processing. Schafer.
An Exception – based Design. UNIT . Argument passing.5 EXCEPTION HANDLING: Throwing an Exception. Pointer Type. Array types. of Lecture Hrs/Week : 04 Total no. AN OVERVIEW: Getting started. The class destructor. Equality. An Object – based Design. An array. continue statements. Relational and Logical operators. Bitwise operator.ELECTIVE-3 (GROUP-C) PROGRAMMING IN C++ Subject Code : 10EC761 No.2 THE BASIC LANGUAGE: Literal Constant. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT .7 Overload Operators. UNIT . Recursion and linear function. Preprocessor Directives. goto. Variables. UNIT . Operators ++ and --. UNIT . Class Objects. bitset operations. UNIT .6 CLASSES: Definition. Operators new and delete. Increment and Decrement operator.1 C++. for Loop. const Qualifier. Class constructior. String Types. Class Initailization. the C++ program. 59 . Dynamic Memory Allocation and Pointers. switch. Class Object Arrays and Vectors. UNIT .4 FUNCTIONS: Prototype. break. Assignment operators. Catching an exception. The Built-In Array Data Type. the bool type. Exception Specification and Exceptions and Design Issues. An Object-Oriented Design. Reference Types.3 OPERATORS: Arithmetic Operators. The conditional Operator. Statements: if. Enumeration types. The vector container type. while. of Lecture Hrs.
RTS Definition. TMH publication. 2004.Oriented Design. 3rd Edn. UNIT . Object Oriented Programming using C++. Data transfer techniques. private & protected inheritance. Sequence Control. Classification of Programs.2 CONCEPTS OF COMPUTER CONTROL: Introduction. General purpose computer. 2004. Galgotia Publications. Lafore. Lajoie. TEXT BOOK: 1. UNIT . Human-computer interface. Time constraints. Addison Wesley. S. Specialized processors.3 COMPUTER HARDWARE REQUIREMENTS FOR RTS: Introduction. C++ Primer. Benefits of computer control systems. Class scope under Inheritance. of Lecture Hrs. Cohoon and Davidson. Single chip microcontroller. REFERENCE BOOKS: 1. REAL-TIME SYSTEMS Subject Code : 10EC762 No. 60 . Supervisory control.1 INTRODUCTION TO REAL-TIME SYSTEMS: Historical background. Classification of Real-time Systems. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . public. Centralised computer control. Communications. Lippman & J.UNIT . Distributed system. Loop control. B. of Lecture Hrs/Week : 04 Total no. 3rd Edition. 2000. Process-related Interfaces.8 Multiple Inheritances. Standard Interface. R. 2. C++ Program Design: An Introduction to Programming and Object.
61 .Time Computer Control. Real-Time Systems Design and Analysis. Concurrency. Embedded Systems. Ward and Mellor Method. Yourdon Methodology. Memory Management. REFERENCE BOOKS: 1. Phillip. 2. Data types. 2005. Liveness. 2nd Edn. Task co-operation and communication. Declaration and Initialization of Variables and Constants. Low-level facilities. Monitors.7 DESIGN OF RTSS – GENERAL INTRODUCTION: Introduction. Compilation.UNIT . Interrupts and Device handling. second edition. Elsevier. Preliminary design. TEXT BOOKS: 1. Overview of real-time languages. Tata Mc Graw Hill. Single-program approach. Minimum OS kernel. Pearson Education. Resource control. Data transfer. UNIT . Stuart Bennet. Scheduler and real-time clock interrupt handles. Control Structure.8 RTS DEVELOPMENT METHODOLOGIES: Introduction. UNIT . 2005.4 LANGUAGES FOR REAL-TIME APPLICATIONS: Introduction. Foreground/background. Specification documentation. A. Examples. Real-time support. Co routines. Laplante. 2005. India. Code sharing. Priority Structures. Rob Williams. Hately and Pirbhai Method.An Introduction.5 & 6 OPERATING SYSTEMS: Introduction. Exception Handling. Raj Kamal. Syntax layout and readability. Requirement definition for Drying Oven. Real . Real-time multi-tasking OS. 2006. Mutual exclusion. Multi-tasking approach. Real-Time Systems Development. UNIT . Mutual exclusion. Task management. 3. Modularity and Variables. Scheduling strategies. PHI.
two dimensional discrete Fourier transform. Restoration in the Presence of Noise.3 IMAGE TRANSFORMS: Two-dimensional orthogonal & unitary transforms. Some Basic Gray Level Trans -formations. fundamental Steps in Digital Image Processing. Sharpening Frequency Domain filters. Smoothing Frequency Domain filters. UNIT .6 Basics of Spatial Filtering Image enhancement in the Frequency Domain filters. Histogram Processing. Slant transform. Hadamard transform. Linear Position-Invariant Degradations. sine transform. inverse filtering. Haar transform.IMAGE PROCESSING Subject Code : 10EC763 No. homomorphic filtering. Linear and Nonlinear Operations.1 DIGITAL IMAGE FUNDAMENTALS: What is Digital Image Processing. UNIT .5 IMAGE ENHANCEMENT: Image Enhancement in Spatial domain. minimum mean square error (Weiner) Filtering 62 .7 Model of image degradation/restoration process. properties of unitary transforms.2 Image Sensing and Acquisition. of Lecture Hrs. Components of an Image processing system. of Lecture Hrs/Week : 04 Total no. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Image Sampling and Quantization.4 Discrete cosine transform. elements of Visual Perception. UNIT . noise models. UNIT . UNIT . Enhancement Using Arithmetic/Logic Operations. Only-Spatial Filtering Periodic Noise Reduction by Frequency Domain Filtering. Some Basic Relationships between Pixels. UNIT . KL transform.
The long – channels approximation. resisters. Anil K. Color Models. of Lecture Hrs.UNIT . Other effects. Jain. PASSIVE RLC NETWORKS: Introduction. Interconnect at radio frequencies: Skin effect. Capacitors. of Lecture Hrs/Week : 04 Total no. Pearson Edun. MOSFET physics. “Fundamentals of Digital Image Processing”. 2001. RLC Networks as impedance Transformers. “Digital Image Processing”. PHI. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . REFERENCE BOOKS: 1.Gonzalez and Richard E. Pearson Education. B. processing basics of full color image processing TEXT BOOK: 1.8 Color Fundamentals. Noncellular wireless applications. Propagation. Modulations & Alphabet Soup. Transformers. 2001. Inductors. 2003. Shannon. A little history. FETs. Interconnect options at high frequency. 63 . Series RLC Networks. operation in weak inversion (sub threshold). “Digital Image Processing and Analysis”. Parallel RLC Tank. Pseudo color Image Processing.2 CHARACTERISTICS OF PASSIVE IC COMPONENTS: Introduction. UNIT . Other RLC networks. 2nd edition. Dutta Majumdar..1 OVERVIEW OF WIRELESS PRINCIPLES: A brief history of wireless systems. Rafael C. MOS device physics in the short – channel regime. Chanda and D. RADIO FREQUENCY INTEGRATED CIRCUITS Subject Code : 10EC764 No. Woods. 2. UNIT .3 A REVIEW OF MOS DEVICE PHYSICS: Introduction.
8 Multiplier – based mixers. Diode ring mixers. Power-constrained noise optimization. Class E amplifiers Class F amplifiers.7 LOW NOISE AMPLIFIER DESIGN: Introduction. Sub sampling mixers. Classical two. Introduction.5 HIGH FREQUENCY AMPLIFIER DESIGN: Introduction. Mixer fundamental. RF PA design examples. Review of diode behavior. Class A. Introduction. Neutralization and unilateralization. general considerations. Delay and bandwidth. Bandgap voltage reference. The method of short circuit time constant.DISTRIBUTED SYSTEMS: Introduction. additional design considerations. Supply –independent bias circuits. Popcorn noise. AB. Tuned amplifiers. B and C power amplifier. Diodes and bipolar transistors in CMOS technology. UNIT . Flicker noise. Mixers: Introduction. TEXT BOOK: 64 . UNIT . summary of PA characteristics. artificial lines. Constant gm bias. LNA topologies: Power match versus noise match. Examples of noise calculations. AM – PM conversion. Risetime. UNIT . The method of open – circuit time constant.port noise theory. summary of transmission line equations. Bandwidth Enhancement with fT Doublers. The shunt –series amplifier. Behavior of Finite – length transmission lines. Design summery. Derivation of intrinsic MOSFET two-port noise parameters. Spurious – free Dynamic range. linearity and large signal performance. Class D amplifiers. Band Width Estimation Techniques. Shot noise. Modulation of power amplifiers. The smith chart. A handy rule of thumb. Nonlinear systems as linear mixers. Noise: Introduction. Design examples. UNIT . UNIT . S-parameters.4 THE SMITH CHART AND S-PARAMETERS: Introduction. Zeros as bandwidth Enhancers.6 VOLTAGE REFERENCES AND BIASING: Introduction. Thermal noise. Typical noise performance. Transmission lines in more detail. Cascaded amplifiers. Link between lumped and distributed regimes driving-point impedance of iterated structures. RF power amplifiers.
Design of Analog CMOS integrated circuit. 65 . 2004. REFERENCE BOOK: 1. The design of CMOS radio-frequency integrated circuit. Thomas H. 2nd edition Cambridge. Tata Mc Graw Hill.1. Behzad Razavi. Lee. 2005.
UNIT . ORTHO NORMAL WAVELETS AND THEIR RELATIONSHIP TO FILTER BANKS: Introduction. Constant Q-Factor Filtering Interpolation and time frequency resolution. Biorthogonal wavelet bases. (ii) Bases for detail subspaces and Haar wavelet. Digital filtering interpolation (i) Decomposition filters. (i) scaling function and subspaces. (ii) reconstruction. (ii) Basis for the detail subspace (iii) Direct sum decomposition. Definition of CWT. (i) Daubechies D4 scaling function and wavelet. of Lecture Hrs. (i) example of approximating vectors in nested subspaces of a finite dimensional liner vector space. (i) Two scale relations for (t). UNIT .3 MRA. (i) Bases for the approximations subspaces and Harr scaling function. (ii) Implication of dilation equation and orthogonality. (ii) band limited wavelets.1 CONTINUOUS WAVELET TRANSFORM: Introduction. UNIT . Approximation of vectors in nested linear vector spaces. the CWT as an operator. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT .4 EXAMPLES OF WAVELETS: Examples of orthogonal basis generating wavelets. inverse CWT. (iii) Basis functions for DTWT. Examples of bi-orthogonal scaling functions and wavelets.WAVELET TRANSFORMS Subject Code : 10EC765 No. Formal definition of an MRA. UNIT . (ii) Example of approximating vectors in nested subspaces of an infinite dimensional linear vector space. The CWT as a correlation. 66 . the signal. a wavelet basis for MRA.2 INTRODUCTION TO DISCRETE WAVELET TRANSFORM AND ORTHOGONAL WAVELET DECOMPOSITION: Introduction. Filtering relationship for bi-orthogonal filters. Example MRA. Interpreting orthonormal MRAs for Discrete time MRA. 2-D wavelets. of Lecture Hrs/Week : 04 Total no. Construction of a general orthonormal MRA.5 ALTERNATIVE WAVELET REPRESENTATIONS: Introduction. C-T wavelets.
M/M/∞. Ramchandran. Object detection by wavelet transforms of projections.7 (i) Embedded tree image coding (ii) compression with JPEG audio compression (iii) Audio masking. M/M/m/m and other Markov System. edge detection and object isolation. UNIT . DTWT for image compression (i) Image compression using DTWT and run-length encoding. Wavelets Transform and Data Compression: Introduction. Prasad and Iyengar. M/M/m.Rao and Ajit S. Soman and K. Eastern Economy Edition. Wavelet transforms. Networks of Queues.6 Non . Bapardikar. REFERENCE BOOKS: 1. 2008 MODELING AND SIMULATION OF DATA NETWORKS Subject Code : 10EC766 No. transform coding. M/G/1 System. speckle removal. 1996 3. UNIT . Networks of Transmission Lines. M/M/1. 2001. Gilbert Strang and Nguyen Wellesley Cambridge press.Introduction to theory and applications. Person Education. wavelet de-noising. Time Reversibility.L.8 CONSTRUCTION OF SIMPLE WAVELETS: Construction of simple wavelets like Harr and DB1. Raghuveer M. 67 . of Lecture Hrs.UNIT . Insight into WAVELETS from theory to practice.separable multidimensional wavelets. wavelet packets. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT – 1&2 DELAY MODELS IN DATA NETWORKS: Queuing Models. 2. Wave-let and filter banks. Wiley estern. 2000. (iv) Wavelet based audio coding. Other Applications of Wavelet Transforms: Introduction. of Lecture Hrs/Week : 04 Total no. Image fusions. K. TEXT BOOK: 1.P. Wavelet transforms.
and Topological Design. 3. REFERENCE BOOKS: 1. Carrier Sensing. 68 . Rate Control Schemes. “Data Networks" Dimitri Bertsekas and Robert Gallager. & Morgan Kaufman. 2. Window Flow Control. Multi-access Reservations. UNIT – 5&6 ROUTING IN DATA NETWORKS: Introduction.UNIT – 3&4 MULTI-ACCESS COMMUNICATION: Slotted Multi-access and the Aloha System. 2003. 2000. UNIT – 7&8 FLOW CONTROL: Introduction. Feasible Direction Methods for Optimal Routing. Splitting Algorithms. 2nd edition. Walrand and P. Optimal Routing. Rate Adjustment Algorithms. Overview of Flow Control in Practice. Projection Methods for Optimum Routing. Flow models. Harcourt India Pvt. Ltd. Varaya. Prentice Hall of India. Routing in the Codex Network. Broadcasting Routing Information: Coping with Link Failures. 2nd edition. “High-Speed Networks and Internets” William Stallings. Ltd. Packet Radio Networks. Pearson Education (Asia) Pte. Characterization of Optimal Routing. “High Performance Communication Networks” J. Network Algorithms and Shortest Path Routing. 2004.
of Lecture Hrs/Week : 04 Total no. of Lecture Hrs. GSM protocol architecture. Radio resources and power management Wireless network security UNIT . Common cellular network components. UNIT .VIII SEMESTER WIRELESS COMMUNICATION Subject Code : 10EC81 No. CDMA channel concept CDMA operations. Cal handoff. TDMA systems UNIT . UNIT . Cellular backbone networks. GSM system overview. UNIT .2 Common Cellular System components.6 CDMA technology. GSM identifiers UNIT . views of cellular networks. Capacity expansion techniques. GSM channel concepts.7 69 . Hardware and software. History and Evolution Different generations of wireless cellular networks 1G.4 GSM and TDMA techniques. GSM Network and system Architecture.5 GSM system operation. CDMA overview. Cellular concept Cell fundamentals. Mobility management.1 Introduction to wireless telecommunication systems and Networks. 3G cellular systems components.3 Wireless network architecture and operation. 2g.3G and 4G networks. Traffic cases. Cellular component identification Call establishment. Roaming. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT .
Shannon’s encoding algorithm. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . of Lecture Hrs/Week : 04 Total no. Measure of information. Path loss models. David Tse.15X technologies in PAN Application and architecture Bluetooth Introduction to Broadband wireless MAN.2 SOURCE CODING: Encoding of the source output.16X technologies. MGH.8 Introduction to wireless LAN 802. wireless coding techniques. Characteristics of air interface. Mullet: Thomson Learning 2006. Average information content of symbols in long independent sequences. 2009. Lee W. 2. Communication Channels. 70 . Wireless communication .Wireless Modulation techniques and Hardware. Entropy and information rate of mark-off source. UWB radio techniques. Fundamentals of Wireless Communication. Markoff statistical model for information source. Continuous channels. Wireless Telecom Systems and networks. UNIT . Typical GSM Hardware. Digital modulation techniques. Diversity techniques. UNIT . Mobile Cellular Telecommunication. REFERENCE BOOKS: 1.Y. 3. Discrete communication channels. of Lecture Hrs.1 INFORMATION THEORY: Introduction. 802.11X technologies. Cambridge 2005.C. Evolution of Wireless LAN Introduction to 802. INFORMATION THEORY AND CODING Subject Code : 10EC82 No. 2nd. Average information content of symbols in long dependent sequences. TEXT BOOK: 1. Pramod Viswanath.D P Agrawal: 2nd Edition Thomson learning 2007. OFDM.
8 Convolution Codes. 2nd Ed 2008 71 . 2003. John Wiley. Differential entropy and mutual information for continuous ensembles. UNIT . Huffman coding. Golay codes. Standard arrays and table look up for decoding. Simon Haykin. 2007 2. Burst and Random Error correcting codes. Pearson Ed. Types of errors. Ranjan Bose. Channel Capacity. Error detection and correction. Transform domain approa TEXT BOOKS: 1. 2. Channel capacity Theorem. Shortened cyclic codes. II edition. 1996. REFERENCE BOOKS: 1. Encoding using an (n-k) bit shift register. K. UNIT . ITC and Cryptography. John Wiley. Digital Communications .4 Channel coding theorem. UNIT . Mutual information. Types of codes Linear Block Codes: Matrix description.UNIT . Discrete memory less Channels. Digital communication. UNIT . BCH codes. UNIT .7 RS codes.Glover and Grant. Digital and analog communication systems. TMH. Burst error correcting codes.5 INTRODUCTION TO ERROR CONTROL CODING: Introduction.3 FUNDAMENTAL LIMITS ON PERFORMANCE: Source coding theorem. Algebraic structures of cyclic codes. Syndrome calculation.6 Binary Cycle Codes. examples. Time domain approach. Sam Shanmugam.
The API for the internet protocols. Process states. Clocks. Digital signature. UNIT .3 INTERPROCESS COMMUNICATION: Introduction. Architectural models.4 DISTRIBUTED OBJECTS AND REMOTE INVOCATION: Introduction. Synchronizing physical clocks. UNIT . UNIT . UNIT . Examples of distributed systems. Clint-server communication.ELECTIVE –4 (GROUP D) DISTRIBUTED SYSTEM Subject Code : 10EC831 No. Cryptography progrmatics. Group communication. Resource sharing and the web. UNIT .1 CHARACTERIZATION OF DISTRIBUTED SYSTEMS: Introduction. Events and notifications. Global states. Fundamental mode.5 SECURITY: Introduction. Overview of security technique cryptographic algorithms.2 SYSTEM MODELS: Introduction. of Lecture Hrs. Remote procedure call. UNIT . Challenges. Distributed debugging.6 TIME & GLOBAL STATES: Introduction. External data representation and marshalling. of Lecture Hrs/Week : 04 Total no.7 72 . Events. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Communication between distributed objects.
Jeam Dollimore. 73 . 2006. Frank Pilhofer. The OSI security architecture. Simplified DES. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Hash Functions. fourth edition. UNIT . Evaluation Criteria for Advanced Encryption Standard. TEXT BOOK: 1. Diffie . Substitution Techniques. of Lecture Hrs/Week : 04 Total no. The RSA algorithm. CORBA RMI. Key Management. The strength of DES. mechanisms and attacks. of Lecture Hrs.3 Principles of Public-Key Cryptasystems. Tim Kindberg. “Distributed Systems. Pearson education. “Distributed System Architecture. Transposition Techniques. UNIT .2 SYMMETRIC CIPHERS: Symmetric Cipher Model. George Coulouris.1 Services.Hellman Key Exchange. a Middleware Approach” Arno puder. Multicast communication. Data encryption standard (DES). Morgan Kaufmann publishers. Block Cipher Design Principles and Modes of Operation. UNIT . Elliptic Curve Arithmetic. Kay Romer.COORDINATION AND AGREEMENT: Distributed mutual exclusion. Elections. A model for network security. Concepts & Design”. Authentication functions. Differential and Linear Cryptanalysis. CORBA Services. NETWORK SECURITY Subject Code : 10EC832 No. REFERENCE BOOK: 1. The AES Cipher.8 CORBA CASE STUDY: Introduction.
UNIT . Password Management. Multiplexing techniques. Virus UNIT . CPM. Secure Electronic Transaction. of Lecture Hrs. TMH. 2. First generation optical networks. Atul Kahate. William Stalling.8 Firewalls Design Principles. Forouzan. UNIT . of Lecture Hrs/Week : 04 Total no. Non linear effects SPM.6 Intruders. 2007. Trusted Systems. TEXT BOOK: 1.5 Web Security Consideration. 74 . Cryptography and Network Security. Security socket layer (SSL) and Transport layer security. Cryptography and Network Security. Pearson Education. TMH. OPTICAL NETWORKS Subject Code : 10EC833 No.1 INTRODUCTION TO OPTICAL NETWORKS: Telecommunication networks. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . four wave mixing. UNIT . Cryptography and Network Security. Authentication Protocols. Intrusion Detection. UNIT .7 MALICIOUS SOFTWARE: Countermeasures. REFERENCE BOOKS: 1.4 Digital signatures. Digital Signature Standard. 2003. Behrouz A. 2003. System and network evolution. Viruses and Related Threats. Solitons. Second generation optical networks.
UNIT . an ILP formulation. HFC. Regular virtual topologies.6 WAVELENGTH ROUTING NETWORKS: Optical layer. Network management configuration management. isolators and Circulators. UNIT . Optical access networks Deployment considerations. optical amplifiers. TEXT BOOK: 1. UNIT . OTDM.2 COMPONENTS: Couplers. Wavelength converters.4 TRANSMISSION SYSTEM ENGINEERING: System model. routing and wavelength assignment architectural variations. Optical networks: A practical perspective Kumar Sivarajan and Rajiv Ramaswamy: Morgan Kauffman 1998. Transmitter. UNIT . Mans. Power penalty.3 Transmitters. Layered architecture for SONET and second generation networks.UNIT . Photonic packet switching. Switches. receiver. Performance management.7 VIRTUAL TOPOLOGY DESIGN: Virtual topology design problem. Computer interconnects. 75 . Crosstalk. fault management. Control and management. detectors. Network design and operation. UNIT . UNIT . Multiplexing and demultiplexing Synchronisation. Multiplexes and filters Optical amplifiers. Overall design Consideration. Combines SONET/WDM network design. Dispersion.8 ACCESS NETWORKS: Network architecture overview. present and future access networks. FTTC. Node design.5 FIRST GENERATION NETWORKS: SONET/SDH.
Traffic characterization and quality of services. Optical Networks. Network bottlenecks. Networking principles. Channel Access. Ulysees Black: Pearson education 2007. TCP and UDP. Performance of TCP/IP Networks.REFERENCE BOOKS: 1. of Lecture Hrs. Performance of circuit switched networks.4 SONET. Intelligent networks CATV. 76 . of Lecture Hrs/Week : 04 Total no. Wireless. Future networks Internet. Home RF and Bluetooth. 2. Layered applications. Applications. Network Elements. UNIT . Addressing. Wireless networks today. Cable Network. signaling and Routing. Network design. ATM header structure.1 History of Communication Networks. DSL. ATM AAL. UNIT . Open data network model.3 INTERNET AND TCP/IP NETWORKS: Multicast IP. UNIT . DWDM. ad hoc networks. Internet success and limitations. SMTP.2 NETWORK SERVICES AND LAYERED ARCHITECTURE: Applications. High speed Digital cellular. FTP. Pure TAM Network. Future networks. Mobile IP.6 WIRELESS NETWORKS: Link level design.5 ATM: Main features of ATM. HIGH PERFORMANCE COMPUTER NETWORKS Subject Code : 10EC834 No.. High performance networks. UNIT . UNIT . Network services. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Network architectures. FTH. Internetworking with ATM. Optical Communication Networks: Biswajit Mukherjee: TMG 1998.
Internet protocol specifications. Tere Parnell. of Lecture Hrs. and communication protocol: Representation. 2.8 OPTICAL NETWORKS: WDM systems. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . protocol functions. High-Speed Networks and Internet: Performance and Quality of service. OSI model. Circuit switched networks. Objectives and methods of control. subscriber demand model. Multimedia protocol specifications. 2001. TMGH. 2000. William Stallings. TEXT BOOK: 1. UNIT . Pearson Edu. UNIT . Warland and Varaiya: Morgan Kauffman/ Elsivier 2nd Edition 2000. Application protocols. Development methods. REFFRENCE BOOKS: 1. Optical paths and networks. 77 . Derived demand for network services. Interactions.UNIT . Protocol engineering process.1 INTRODUCTION: Communication model. Empirical model. Optical LANs.2 PROTOCOL SPECIFICATION: Communication service specification. of Lecture Hrs/Week : 04 Total no. INTERNET ENGINEERING Subject Code : 10EC835 No. Building High-Speed Networks. Communication software. Network services and interfaces. Datagram Networks Network economics. Optical cross connects.. ISPs. High Performance Communication Networks. NETWORK REFERENCE MODEL: Layered architecture. Protocol entity specification. TCP/IP protocol suite.7 Control of networks. Interface specifications.
UNIT . Venkatarm and S. SDL based interoperability testing of CSMA/CD and CSMA/CA protocol using bridge. TCP/IP Protocol Stack. S. Interoperability testing. and protocol validation approaches.3 SPECIFICATION AND DESCRIPTION LANGUAGE (SDL): A protocol specification language: SDL. 2006. UNIT . interactive synthesis algorithms. TEXT BOOK: 1. Protocol verification. automatic synthesis algorithm. PHI. TMH. UNIT . Conformance testing with TTCN. SDL based protocol verification. P. Conformance test architectures. Protocol design errors. UNIT . 2004.8 PROTOCOL SYNTHESIS: Synthesis methods. automatic synthesis of SDL from MSC protocol re synthesis. Verification of a protocol using finite state machines.6 PROTOCOL CONFORMANCE TESTING: Conformance testing methodology and framework. UNIT . Distribute architecture by local methods. Scalability testing. 2006. Communication Protocol Engineering.5 Protocol validation. Other protocol specification languages. Multimedia applications testing. ELECTIVE –5 (GROUP E) 78 . REFERENCES BOOKS: 1. Conformance testing of RIP.4 Examples of SDL based protocol specifications. Test sequence generation methods. OSPF. Manvi. UNIT . 2. Protocol Verification And Validation. SDL based protocol validation.7 PROTOCOL PERFORMANCE TESTING: SDL based performance testing of TCP. SDL based tools for conformance testing. B A Forouzan. Adrian Farrel. The Internet and its Protocols. Elsevier.
QoS Support. of Lecture Hrs/Week : 04 Total no.261. Fragmentation. UNIT . : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . text compression. audio compression. multimedia networks. UNIT . IP Datagrams. multipoint conferencing. MPEG-1. audio.2 MULTIMEDIA INFORMATION REPRESENTATION: Introduction. ARP and RARP. of Lecture Hrs.1 MULTIMEDIA COMMUNICATIONS: Introduction. digital principles. image compression. Ethernet. IP Address. Switfh and Protocol Architecture ATM LANs. UNIT . UNIT . LAN protocol. H.MULTIMEDIA COMMUNICATIONS Subject Code : 10EC841 No. multimedia applications. MPEG-2. network QoS application QoS. multimedia information representation.263.7 BROADBAND ATM NETWORKS: Introduction. FDDI High-speed LANs. ADPCM. text. video compression principles. communication modes. LPC. H.5 MULTIMEDIA INFORMATION NETWORKS: Introduction. video. DPCM. APC. UNIT . UNIT .3 TEXT AND IMAGE COMPRESSION: Introduction. Bridges. images. MPEG. IPv8. network types. media types. video compression. Cell format.8 79 . Token ring. and MPEG-4. UNIT . LANs.4 AUDIO AND VIDEO COMPRESSION: Introduction. compression principles.6 THE INTERNET: Introduction.
3. Kiran Thakrar. Sharda. REFERENCE BOOKS: 1. Klara Narstedt. Pearson Education. Prabhat K. “Multimedia Fundamentals: Vol 1 .TRANSPORT PROTOCOL: Introduction. Andleigh. RTP and RTCP. 2003. Multimedia Communications: Applications.Media Coding and Content Processing”. Nalin K. TCP/IP. Pearson Education. Asia. 2. Protocols and Standards. 80 . Second Indian reprint 2002. PHI. UDP. Fred Halsall. 2004. PHI. TEXT BOOK: 1. Multimedia Information Networking. TCP. Networks. 2004. Ralf Steinmetz. “Multimedia Systems Design”.
hierarchical and distributed systems. Petrinets. Task management. Overview of Real time languages. Practical Real Time Operating Systems. modula 2 and Ada as a Real Time Languages. Example of Creating and RTOS based on modula 2 kernel. Inter task Communication and Control.3 REAL TIME OPERATING SYSTEMS: (PSOS+Vx WORKS). Scheduling strategies. interfaces. UNIT .4 Introduction to Design of Real Time Systems. Maintaining Serialization Consistency. 81 .2 Special features of languages for real time application. Ward and Mellor Method. priority structures. Scheduling problem Real Time Database.1 DEFINITION AND CLASSIFICATION OF REAL TIME SYSTEMS: Concept of computer control. sequence.5 DEVELOPMENT METHODOLOGIES: Yourdon. UNIT . Real Time Vs General Purpose Databases. centralized. corountines.6 DESIGN ANALYSIS: Introduction. loop and supervisor control. low-level facilities. of Lecture Hrs. Specification. monitors. Transaction priorities and Aborts. HATLEY & Pribhai method. UNIT . Disk Scheduling Algorithms. Rendezvous. communications. Human Computer interface. Resource Control. Methodology. specialized processors. MASXOT. multitasking Approach. Code sharing. Concurrency Control. UNIT . exception handling. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Preliminary Design. PAISLEY System. Real Time Clock Handler. UNIT . review of data types.REAL TIME OPERATING SYSTEMS Subject Code : 10EC842 No. Analysis of Petri Nets. hardware requirement for real time applications. of Lecture Hrs/Week : 04 Total no. concurrency.
Redundancy. Raj Kamal. Parameters. Jane. Liu.7 FAULT TOLERANCE TECHNIQUES: Introduction. Real Time Systems. India. 2005. Mc Graw Hill. Detection and Containment. G. Faults. Errors and Failures. A. Embedded Systems. Reliability Models for Hardware. C. 2. 82 . 3. Fault types. Shin. S.8 RELIABILITY EVALUATION: Introduction. Integrated Failure Handling. Software Error Models. Tata Mc Graw Hill. Real Time Systems. Real-Time Systems Design and Analysis. TEXT BOOK: 1. second edition. Kang.UNIT . India. Laplante. W. Phillip. M. 1997. 2005. Pearson education. PHI. REFERENCE BOOKS: 1. UNIT . 2008. Krishna.
Half-rate vocoder. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Mobile identification. of Lecture Hrs/Week : 04 Total no. Access burst. AND CALL FLOWS IN GSM: Introduction. GSM PLMN Services. Synchronization burst. Radio link measurements. MESSAGES. GSM PLMN. Frequency domain waveform coding. GSM frame structure. GSM Subsystems entities. Full-rate vocoder.GSM Subject Code : 10EC843 No. Mapping of GSM layers onto OSI layers. Smart antenna. Data encryption in GSM. CCH multi frame. of Lecture Hrs. Abits interface (BTS to BSC). GSM interfaces. Time domain waveform coding. ITU-T standards. Transmission bit rate. Complexity. Normal burst. Mobility management. Radio link features of GSM. Future techniques to reduce interface in GSM. Delay. GSM Subsystems. SFH. GSM logical channels. Vocoders.1 GSM ARCHITECTURE AND INTERFACES: Introduction. Frequency correction channel burst. GSM PLMN services. Quality. UNIT . Speech coding methods. 83 . Bit rate. Objectives of a GSM PLMN.3 GSM LOGICAL CHANNELS AND FRAME STRUCTURE: Introduction. Waveform coding. Speech code attributes. SERVICES.4 SPEECH CODING IN GSM: Introduction. Discontinuous transmission (DTX). Allowed logical channel combinations. UNIT . Interfaces between other GSM entities. Channel borrowing. Dynamic power control. TCH multi frame for TCH/H. GSM bursts. The radio interface (MS to BSC). Location registration. UNIT .2 RADIO LINK FEATURES IN GSM SYSTEMS: Introduction. A interface (BSC to MSC). LPAS. GSM frequency bands.
Interconnection for switched data. TMN management services. TMN applications. Design example for a GSM system. Constraints for hardware implementation. MS-BS interface. Introduction. System requirements. Management requirements for wireless networks. Privacy of communications. Packet data on the signaling channel. MSC to VLR and HLR. GSM data services. Handover. GSM containment tree. Design of TDMA frame. OSI systems management. Management of radio resources. UNIT . Tele traffic models. Future work items. Radio link design. UNIT . Planning of a wireless network. TEXT BOOK: 84 .7 PLANNING AND DESIGN OF A GSM WIRELESS NETWORK: Introduction. SIM cards.6 PRIVACY AND SECURITY IN GSM: Introduction. Receiver sensitivity and link budget. Service mobility management. GSM information model. Management of GSM network. Data services. Radio design for a cellular / PCS network. Personal mobility management. Propagation path loss. Platform-centered management. Authentication requirements. SMS. Call release. Spectral efficiency of a wireless system.UNIT . Group 3 fax. Security algorithms for GSM. Design of a wireless system. Terminal mobility. Service requirements. UNIT . NM interface and functionality. Call model. Traditional approaches to NM. TMN nodes. Physical requirements. Mobility in cellular / PCS networks. Mobile-Terminated call. NMS functionality. User-to-user signaling. Topology model. GSM GPRS. Application of a fluid flow model. System lifetime requirements. Relationship between delay spread and symbol rate. Selection of modulation scheme. Wireless security requirements. OMC functionality. SNMP. Token-based registration. TMN.8 MANAGEMENT OF GSM NETWORKS: Introduction. GSM call setup by an MS.5 GSM messages. Token-based challenge. Coverage planning. TMN interface. Data interworking. TMN layers. Token-based authentication. BS to MSC messages on the A interface.
Table drive routing protocol. “Principles of Applications of GSM”. Classification of routing protocols. GSM: Evolution towards 3rd Generation Systems. of Lecture Hrs. Pearson education/ PHI. GSM & UMTS: The Creation of Global Mobile Communication.3 Contention . 1st edition 1998 2. Design goals of a MAC protocol for Ad hoc wireless Networks. Power aware routing protocols. Issues in designing a routing protocol for Ad hoc wireless Networks. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . Ad hoc wireless internet. UNIT . Contention based protocols with reservation mechanisms. 1999. Z. Zvonar Peter Jung.5 Hybrid routing protocol. 85 . UNIT . MAC protocols that use directional antennas. Garg & Joseph E. (Editor). Other MAC protocols. Friedhelm Hillebrand. ADHOC WIRELESS NETWORKS Subject Code : 10EC844 No. John Wiley & Sons.1. Vijay K.1 AD HOC NETWORKS: Introduction. Karl Kammerlander Springer. Routing protocols with effective flooding mechanisms. Wilkes. Issues in designing a MAC protocol for Ad hoc wireless Networks. of Lecture Hrs/Week : 04 Total no.2 MAC PROTOCOLS FOR AD HOC WIRELESS NETWORKS: Introduction. Classification of MAC protocols. UNIT . Hierarchical routing protocols. 2001.based MAC protocols with scheduling mechanism. On-demand routing protocol. REFERENCE BOOKS: 1.4 ROUTING PROTOCOLS FOR AD HOC WIRELESS NETWORKS: Introduction. UNIT . Issues in Ad hoc wireless networks.
7 SECURITY: Security in wireless Ad hoc wireless Networks. Secure routing in Ad hoc wireless Networks. : 52 IA Marks Exam Hours Exam Marks : 25 : 03 : 100 UNIT . discrete Fourier transform. Network security attacks. Issues & challenges in security provisioning. Manoj. Key management. UNIT . MAC layer solutions. C. TCP over Ad hoc wireless Networks. TEXT BOOK: 1.6 TRANSPORT LAYER PROTOCOLS FOR AD HOC WIRELESS NETWORKS: Introduction. Classification of QoS solutions. Tonguz and Gianguigi Ferrari. OPTICAL COMPUTING Subject Code : 10EC845 No. of Lecture Hrs/Week : 04 Total no. Xiao Hung. UNIT . Pearson Education. “Ad hoc wireless Networking”. “Ad hoc wireless Networks”. REFERENCE BOOKS: 1. basic diffraction 86 . network layer solutions. Design goals of a transport layer protocol for Ad hoc wireless Networks. Ozan K. of Lecture Hrs. Siva Ram Murthy & B.8 QUALITY OF SERVICE IN AD HOC WIRELESS NETWORKS: Introduction. Kluwer Academic publishers. Issues and challenges in providing QoS in Ad hoc wireless Networks. “Ad hoc wireless Networks”. Fourier Transform.UNIT . Wiley 2. S. 2nd Edition. Xiuzhen Cheng. Other transport layer protocols for Ad hoc wireless Networks. Classification of transport layer solutions.1 MATHEMATICAL AND DIGITAL IMAGE FUNDAMENTALS: Introduction. Issues in designing a transport layer protocol for Ad hoc wireless Networks. reprint 2005. Network security requirements. DingZhu Du.
8 ARTIFICIAL INTELLIGENT COMPUTATIONS: Introduction. Artificial Intelligence. UNIT . spatial filtering using binary filters. Phase-only filter. UNIT . Joint transform correlation. Amplitude modulated recognition filters.2 LINER OPTICAL PROCESSING: Introduction. image restoration. Associative memory. Deblurring. Shadow casting system and design algorithm. Programmable logic array. Matrix operations. Melllin transform based correlation. POSC image processing. Generalized correlation filter. Limitations and challenges. UNIT . Matched filter. Theta modulation devices.7 OPTICAL MATRIX PROCESSING: Introduction. Interconnections. POSC multiprocessor. sampling and quantization.6 SHADOW-CASTING AND SYMBOLIC SUBSTITUTION: Introduction. Neural networks. Sequential ALU using POSC. Multiplication. Optical implementations. Cellular logic architecture. holography. Arithmetic operations. Fourier transform property of lens . Symbolic substitutions. inverse filtering. UNIT . Spatial high modulators. image enhancement. Threshold devices.5 DIGITAL OPTICAL COMPUTING DEVICES: Introduction. UNIT . Integrated optics. photographic film. nonlinear optical processing.theory. UNIT .4 RECOGNITION USING ANALOG OPTICAL SYSTEMS: Introduction. Nonlinear devices. POSC logic operations.3 ANALOG OPTICAL ARITHMETIC: Introduction. Multiplication using convolution. Optical implementation of symbolic substitution. Parallel ALU using POSC. UNIT . TEXT BOOK: 87 . Halftone processing.
“Optical Computing An Introduction”. Mohammed A. 1992.1. 2. 88 . Karim.Bradly G Boore Oxford University Press 1998. John Wiley & Sons. Signal Processing in Optics . Optical Signal Processing by Vanderlugnt John willy & sons NY 1992. REFERENCE BOOKS: 1.