9 views

Uploaded by mjayasanthi

- Lesson 7 Insulated Gate Bipolar Transistor (IGBT)
- TERAHERTZ TRANSISTOR(ppt) in pdf format
- ASIC Design Flow Tutorial
- Logic Course
- Development of Deep Submicron CMOS Process for Fabrication of Hig
- Chapter 30 Field Effect Transistors
- ElecCircuit05_2
- ADD Various Website Advt 2014 15
- Design and test challenges in Nano-scale analog and mixed CMOS technology
- Mil Std 750e
- 97 Digital Electronics Lecture1 Fundmental Electronics(BJT CMOS)
- EC6304 Electronics Circuits 1 Lecture Notes for ECE Third Semester Regulation 2013
- Mosfets Basics
- David Fitrio PhD Thesis Power Management Schemes
- Si Metrix
- 2017 Kasu Jpn. J. Appl. Phys. 56 01AA01 Diamond FET for RF Power Electronics
- Ap8022
- Edc Lab Manuals
- EC302
- Ece 374 Part 7 Mosfet 3

You are on page 1of 30

Abdulla K P

Power vs Energy

For battery operated devices, the distinction between power and energy is critical. Power is the instantaneous

Power vs Energy

Power vs Energy

The power used by a cell phone, for example, varies depending on the what it is doing

whether it is in standby with the cover closed, or open and the display is powered up, or

The total power in CMOS devices consists of dynamic power and static power.

Dynamic

power

is

the

power

Static

power

is

the

power

consumed when the device is powered up but no signals are changing value.

Dynamic Power - I

The first and primary source of is

dynamic

power

consumption

switching powerthe power required to charge and discharge the output capacitance on a gate.

Dynamic Power - I

Where CL is the load capacitance and Vdd is the supply voltage. We can then describe the dynamic power as:

Where is the frequency of transitions, Ptrans is the probability of an output transition, and clock is the frequency of the system clock.

If we define

We can also describe the dynamic power with the more familiar expression:

Note that switching power is not a function of transistor size, but rather a function of switching activity and load capacitance. Thus, it is data dependent.

Dynamic Power - II

Internal power consists of the short circuit currents that occur when both the NMOS and PMOS transistors are on as well as the

If we add the expression for internal power to our equation, we can describe the dynamic power as:

Where tsc is the time duration of the short is circuit the current current, total (short and

Ipeak

internal circuit

switching

Dynamic Power - II

As long as the ramp time of the input signal is kept short, the short circuit current occurs for only a short time during each transition, and the overall dynamic power is dominated by the switching power. For this reason, we often

But there are occasions when the short circuit current (often called discuss crowbar ways current) of is of interest. In particular, we will preventing excess crowbar current when we talk about how to deal with the

There are a number of techniques at the architectural, logic design, and circuit design that can reduce the power for a particular function implemented in a given technology.

These

techniques

focus

on

the

voltage and frequency components of the equation, as well as reducing the data-dependent switching activity.

There are a variety of architectural and logic design techniques for minimizing switching activity, which effectively lowers switching activity for the gates involved.

Because

of

the of

quadratic power on

dependence

voltage, decreasing the supply voltage is a highly leveraged way to reduce dynamic power.

But because the speed of a gate decreases with decreases in supply voltage, this approach

Static Power

There are four main sources of leakage currents in a CMOS gate

1.

2.

Sub-threshold Leakage (ISUB): the current which flows from the drain to the source current of a transistor operating in the weak inversion region. Gate Leakage (IGATE): the current which flows directly from the gate through the oxide to the substrate due to gate

Static Power

3.

Gate Induced Drain Leakage (IGIDL): the current which flows from the drain to the substrate induced by a high field effect in the MOSFET drain caused by a high VDG. Reverse Bias Junction Leakage (IREV): caused by minority carrier drift and generation of electron/hole pairs in the depletion regions.

4.

Static Power

Sub-threshold leakage occurs when a CMOS gate is not turned completely off. To a good approximation, its value is given by

Where W and L are the dimensions of the transistor, and Vth is the thermal voltage kT/q (25.9mV at

This equation tells us that sub-threshold leakage depends exponentially on the difference between VGS and VT. So as we scale VDD and VT down (to limit dynamic power) we make leakage power exponentially worse.

1.

One

technique

is

known

as

Multi-VT: using high VT cells wherever performance goals allow and low VT cells where necessary to meet timing.

The Conflict Between Dynamic and Static The most effective way to reduce dynamic power is Power to reduce the supply voltage.

Over the last fifteen years, as semiconductor technology has scaled, VDD has been lowered from 5V to 3.3V to 2.5V to 1.2V. The ITRS road map predicts that for 2008 and 2009 high performance devices will use 1.0V and low power devices will use 0.8V.

The trouble with lowering VDD is that it tends to lower IDS, the on or drive current resulting of in the slower transistor, speeds.

If we ignore velocity saturation and some of the other subtle effects that occur below 90nm, the IDS for a MOSFET can be

Where is the carrier mobility, Cox is the gate capacitance, VT is the threshold voltage and VGS is the gate-source voltage. From this it is clear that, to maintain good performance, we need to lower VT as we lower VDD (and hence VGS). However, lowering the threshold

Thus there is a conflict. To lower dynamic power we lower the Until power VDD; is to that this leakage maintain we raise a performance we lower VT; but result now, from leakage current.

was

Thank you

- Lesson 7 Insulated Gate Bipolar Transistor (IGBT)Uploaded byChacko Mathew
- TERAHERTZ TRANSISTOR(ppt) in pdf formatUploaded bySumit Kumar Saha
- ASIC Design Flow TutorialUploaded byKrishna M Viswanath
- Logic CourseUploaded byAnusha Vinay Kumar
- Development of Deep Submicron CMOS Process for Fabrication of HigUploaded byLoiLeVan
- Chapter 30 Field Effect TransistorsUploaded byJanrayRabaya
- ElecCircuit05_2Uploaded byMuhammad Khurram Ahmed
- ADD Various Website Advt 2014 15Uploaded byAnonymous RjlMU61O
- Design and test challenges in Nano-scale analog and mixed CMOS technologyUploaded byAnonymous e4UpOQEP
- Mil Std 750eUploaded byPaul Rasmussen
- 97 Digital Electronics Lecture1 Fundmental Electronics(BJT CMOS)Uploaded byshahnawazuddin
- EC6304 Electronics Circuits 1 Lecture Notes for ECE Third Semester Regulation 2013Uploaded byilyasheee901
- Mosfets BasicsUploaded byodl_123
- David Fitrio PhD Thesis Power Management SchemesUploaded byashishkkr
- Si MetrixUploaded bysunil251
- 2017 Kasu Jpn. J. Appl. Phys. 56 01AA01 Diamond FET for RF Power ElectronicsUploaded byilyasoft
- Ap8022Uploaded bySopin Winando
- Edc Lab ManualsUploaded bybnamu20
- EC302Uploaded byapi-3853441
- Ece 374 Part 7 Mosfet 3Uploaded byZakaria Elwalily
- VLSI Lab Viva questio ns and answers PDF | sushanth kj - Academia.edu.pdfUploaded byVishnu
- MEVLSIDesignUploaded byMani Kandan P
- lecture-1Uploaded bySantosh Kumar Modekurty
- MOSCAP_FTUG_v5edt.pdfUploaded byNicolás Jorzy Bravo
- quiz 111Uploaded byYeswanth Kumar
- ntd4806n-dUploaded byLuis Luis Garcia
- r7411001 Vlsi DesignUploaded bysivabharathamurthy
- Accounting for DynAmic BehAvior in Fet Device MoDelsUploaded byrkhyd
- Introduction to CMOS & VLSI DesignUploaded byreas_anhduy951753
- lec24.pdfUploaded bypankaj rangaree

- Z TransformUploaded bysageson_m-1
- 3G_TheoryUploaded bySubhash Kumar Yadav
- B-LOC B106 170mmUploaded byWilmar
- 100G-Optical-Modulator-Driver-TGA4947-SL.pdfUploaded byvansan93
- Ns-cahbteb01 Qsg EnUploaded byMatthew Kolcz
- Apple Express Product ListUploaded byNelson Gonzalez Escalante
- AIBP Indonesia 2017 Post Conference ReportUploaded byAbhilekh Verma
- SGS Technical Note 150 - 40 Industrial Application IdeasUploaded byPeter
- MFJ259BRevBUploaded byDaniel Omar Margaritini
- mentorpaper_61438.pdfUploaded byChennamsety
- 5G technology.Uploaded byManish Kumar
- EchoBoy Manual.pdfUploaded bycelest
- cat03Uploaded bykenlavie2
- Wireless InfrastructureUploaded byPeter Chen
- Low Cost Universal Battery Charger Schematic - HQEWUploaded bybuditux
- 74hc4060Uploaded byanyenkts2
- Arduino Starter KitUploaded byrivamara5960
- Et Radio Motorola Xts 1500Uploaded bydayer
- Mje 3055Uploaded byOsman Koçak
- A Wideband CMOS Low Noise Ampliﬁer_paper 2Uploaded byAhmed Taha El-thakeb
- Bien Tan Danfoss VLT 5000 SerieUploaded bypham quang duc
- HEF4007UBFUploaded byJonathan Nava
- 70-1488CD Pgm ManualUploaded byDiscover Prophecy
- filtros.pdfUploaded byDania Valenzuel A
- Totem-Pole Output StageUploaded bySlanky BirOe Pulau
- Ece204 Analog-circuit-Design Eth 1.10 Ac29Uploaded bynetgalaxy2010
- 349529 2D Rotary EncodersUploaded byddsf2012
- 140_1_BR-D95UUploaded bycaroltanasescu
- Motorola-Complete BTS details.pdfUploaded byAmjad Azeemi
- MANUAL DEL INVERSOR INVT.pdfUploaded byJoséRodríguez