0 Up votes0 Down votes

34 views14 pagesNov 11, 2011

© Attribution Non-Commercial (BY-NC)

DOC, PDF, TXT or read online from Scribd

Attribution Non-Commercial (BY-NC)

34 views

Attribution Non-Commercial (BY-NC)

- Experiment 1: Write VHDL Code for Realize All Logic Gates.
- BitslerBot 8 ModeFor PC 23.10.2017
- Vertex Radio Group – Vertex Radio Software
- dica
- Managing Information Systems Quiz Questions
- BMI801 - Research Assignment
- Vhdl Lab File
- Multi
- NodeJSall Levels
- MFX1300 - 1700 ILLUSTRATION
- SPL Operator Guide2
- VHDL Tutorial
- Issue Cards
- BFAR-FIDSD Project Proposal on Participation to Trade Fairs & Exhibits
- mentorpaper_52047
- similiumanual
- Example Requirements Specification
- Free File
- putty log
- KDZ_FW_UPD_log

You are on page 1of 14

INDEX

S.NO . . 1. EXPERIMENT DATE SIGN

Write a VHDL program to implement 3:8 decoder Write a VHDL program to implement 1:8 demultiplexer. Write a VHDL program to implement 8:1 multiplexer. Write a VHDL program to implement 4 bit Addtion and Subtraction. Write a VHDL program to implement 4 bit Addtion and Subtraction.

2.

3.

4.

5.

6.

Write a VHDL program to perform 3 arithmetic and 4 logical operations. Write a VHDL program to perform serial to parallel transfer of 4 bit binary number. Write a VHDL program to perform 8:3 priority encoder. Write a VHDL program to generate MOD-10 upcounter.

7.

8.

9.

EXPERIMENT NO. 1

AIM:- Write a VHDL program to implement 3:8 decoder. SOFTWARE USED :- Xilinx ISE 8.1i. PROGRAM :-

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; ---- Uncomment the following library declaration if instantiating ---- any Xilinx primitives in this code. --library UNISIM; --use UNISIM.VComponents.all; entity decoder is Port ( a : in STD_LOGIC_VECTOR (2 downto 0); z : out STD_LOGIC_VECTOR (7 downto 0)); end decoder; architecture Behavioral of decoder is begin z<="00000001" when a="000" else "00000010" when a="001" else "00000100" when a="010" else "00001000" when a="011" else "00010000" when a="100" else "00100000" when a="101" else "01000000" when a="110" else "10000000" when a="111" ; end Behavioral; `

SIMULATION RESULT:-

EXPERIMENT NO. 2

AIM:- Write a VHDL program to implement 1:8 demultiplexer. SOFTWARE USED:- Xilinx ISE 8.1i. PROGRAM:library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; ---- Uncomment the following library declaration if instantiating ---- any Xilinx primitives in this code. --library UNISIM; --use UNISIM.VComponents.all; entity m is Port ( a : in STD_LOGIC; z : out STD_LOGIC_VECTOR (7 downto 0); s : in STD_LOGIC_VECTOR (2 downto 0)); end m; architecture Behavioral of m is begin process(s,a) begin if s <= "000" then z(0) <= a ; elsif s <= "001" then z(1) <= a ; elsif s <= "010" then z(2) <= a ; elsif s <= "011" then z(3) <= a ; elsif s <= "100" then z(4) <= a ; elsif s <= "101" then z(5) <= a ; elsif s <= "110" then z(6) <= a ; elsif s <= "111" then z(7) <= a ; end if ; end process ; end Behavioral;

SIMULATION RESULT:-

EXPERIMENT NO. 3

AIM:- Write a VHDL program to implement 8:1 multiplexer. SOFTWARE USED:- Xilinx ISE 8.1i. PROGRAM:library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; ---- Uncomment the following library declaration if instantiating ---- any Xilinx primitives in this code. --library UNISIM; --use UNISIM.VComponents.all; entity mux is Port ( s : in STD_LOGIC_VECTOR (2 downto 0); i : in STD_LOGIC_VECTOR (7 downto 0); z : out STD_LOGIC); end mux; architecture Behavioral of mux is begin process(s) begin if s="000" then z<=i(0); elsif s="001" then z<=i(1); elsif s="010" then z<=i(2); elsif s="011" then z<=i(3); elsif s="100" then z<=i(4); elsif s="101" then z<=i(5); elsif s="110" then z<=i(6); elsif s="111" then z<=i(7); end if; end process; end Behavioral;

SIMULATION RESULT:-

EXPERIMENT NO. 4

AIM:- Write a VHDL program to implement 4 bit Addtion and Subtraction. SOFTWARE USED:- Xilinx ISE 8.1i. PROGRAM:library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; ---- Uncomment the following library declaration if instantiating ---- any Xilinx primitives in this code. --library UNISIM; --use UNISIM.VComponents.all; entity addsub is Port ( a : in STD_LOGIC_VECTOR (3 downto 0); b : in STD_LOGIC_VECTOR (3 downto 0); x : in STD_LOGIC; y : out STD_LOGIC_VECTOR (3 downto 0)); end addsub; architecture Behavioral of addsub is begin process(x,a,b) begin if x='0' then y<=a+b; else y<=a-b; end if; end process; end Behavioral;

SIMULATION RESULT:SUBTRACTION

ADDITION

EXPERIMENT NO. 5

AIM:- Write a VHDL program to implement 4 bit Compartor. SOFTWARE USED:- Xilinx ISE 8.1i. PROGRAM:library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; ---- Uncomment the following library declaration if instantiating ---- any Xilinx primitives in this code. --library UNISIM; --use UNISIM.VComponents.all; entity comp is Port ( a : in STD_LOGIC_VECTOR (3 downto 0); b : in STD_LOGIC_VECTOR (3 downto 0); x : out STD_LOGIC; y : out STD_LOGIC; z : out STD_LOGIC); end comp; architecture Behavioral of comp is begin process(a,b) begin if a<b then x<='1';y<='0';z<='0'; elsif a>b then x<='0';y<='1';z<='0'; elsif a=b then x<='0';y<='0';z<='1'; end if; end process; end Behavioral;

WHEN a>b

WHEN a=b

- Experiment 1: Write VHDL Code for Realize All Logic Gates.Uploaded bysudharsan
- BitslerBot 8 ModeFor PC 23.10.2017Uploaded byAnonymous yyWma2
- Vertex Radio Group – Vertex Radio SoftwareUploaded byOtto Roch
- dicaUploaded byandhracolleges
- Managing Information Systems Quiz QuestionsUploaded byyumyubin
- BMI801 - Research AssignmentUploaded byJames
- Vhdl Lab FileUploaded byAnkit Gupta
- MultiUploaded byKarthikeyan Nmw
- NodeJSall LevelsUploaded bysudhirsriramoju
- SPL Operator Guide2Uploaded byRuth Ruiz
- VHDL TutorialUploaded bykamarisamy
- mentorpaper_52047Uploaded byfurrukhahmad5567
- BFAR-FIDSD Project Proposal on Participation to Trade Fairs & ExhibitsUploaded byMary Grace Cagay
- MFX1300 - 1700 ILLUSTRATIONUploaded byColesniuc Alin
- similiumanualUploaded byFiliberto Muñoz
- putty logUploaded byRajasekaran Krishnan
- Issue CardsUploaded byshakibur rahman
- Example Requirements SpecificationUploaded bybuggs1152
- KDZ_FW_UPD_logUploaded byfox2955
- Free FileUploaded byRoinbooyah
- tài liệu học taaph FPGAUploaded byhlvhung
- The Gyroscope Sensor Test by Using Arduino PlatformUploaded byIJSTR Research Publication
- game.loggameUploaded byIlyass Mghari
- A0118101111.pdfUploaded byKrishnateja Yarrapatruni
- GSM based Home Automation.docxUploaded byPoonthalir
- GSM based Home Automation.docxUploaded byPoonthalir
- readme.rtfUploaded byChristina Hurst
- Ms AuditUploaded byBenjaminChihuantitoKcana
- VHDL_lecture_slideUploaded byRachel Rajan
- fgdUploaded byPurushotham Neerugatti

- [eBook - Software - PDF] Protel DXP ManualUploaded byRonald
- Introduction VerilogUploaded bymhòa_43
- VHDL Practical Exam GuideUploaded byIslam Sehsah
- Unit-2.pptxUploaded byRishma George
- VHDL for Wave generationUploaded byDenise Nelson
- Vlsi Lab ProgramsUploaded byJostin Punnassery
- 0910SEM2-EE4218Uploaded byAtlee Young
- Nelson BistUploaded byHarjinder Singh
- VHDL_Mux.docxUploaded byanon_818776315
- MrigankaUploaded byRishi Jha
- getstartFC2Uploaded byAbelGuilhermino
- An FPGA Based Digital Controller for AC Loads Utilizing Half and Full Wave Cycle ControlUploaded byIJSER ( ISSN 2229-5518 )
- ECE 6th SEM syllabusUploaded bynivethadavidson
- VHDL Modeling TypesUploaded bypdnkiran
- Fixed-Point Package User's GuideUploaded byGroup of Sharing
- SECOND SEMESTER DIGITAL LAB MANUALUploaded byPRIYA RAJI
- bfmUploaded byrohit_askme3948
- Teshome AbabuUploaded byaqpcarlitos
- VHDL Implementation of FPGA Based OFDM Modem for Wireless ApplicationsUploaded byATS
- ECE 7th semUploaded byAmit Ranjan
- Keyboard VhdlUploaded bybinhnhi0007
- VHDL Examples - Combinational LogicUploaded byDe ZuyNgan
- ECE Course OutlineUploaded bydragana1963
- New Microsoft Office Word DocumentUploaded byamreshjha22
- HDT ManualUploaded byheeckhau
- Implementation Of Fast Fourier Transform (FFT) Using VHDLUploaded byCutie
- Fft Report1Uploaded bykukkuamala
- RTL CodingGuideUploaded bynlul
- AMSDesigner 5 0.Trans AllUploaded byGuanghua Shu
- 1200 Chapter 2Uploaded byKarimovaRaikhanovna

## Much more than documents.

Discover everything Scribd has to offer, including books and audiobooks from major publishers.

Cancel anytime.