Programmable Interrupt Controller (8259

• • • • It is the Programmable Interrupt Controller The 8259 is designed to relieve the system CPU from the task of polling in a multilevel priority system. The high speed and industry standard configuration of the 8259 make it compatible with processors such as 80286, 80C86/88,8086/88, 8080/85. The 8259 can handle up to eight vectored priority interrupting sources and is cascadable to 64 without additional circuitry.

PIN OUT .8259A.


• • • . It accepts requests from the peripheral equipment. after issuing an interrupt to the Processor. and issues an interrupt to the MPU based on this determination. this is referred to as a “service routine”. ascertains whether the incoming request has a higher priority value than the level currently being serviced. determines which of the incoming requests is of the highest importance (priority). inputs the information to the Processor that can “point” the Program Counter to the service routine associated with the requesting device. Each peripheral device or structure usually has a special program or “routine” that is associated with its specific functional or operational requirements.8259A-FUNCTIONAL DESCRIPTION • The Programmable Interrupt Controller (PlC) functions as an overall manager in an InterruptDriven system. The PlC.

The input requests are recorded in the 8-bit IRR register. the priority resolver checks the status of the IMR and ISR and the highest priority device is selected .8259A- INTERRUPT PROCEDURE I/O Devices can request for interrupt through the IR0-IR7 lines. IMR register (8-bit) holds the information about the masking of interrupt requests and the ISR register holds the information about the interrupt request currently under process. Whenever a new interrupt request appears on the IRR. .

The processor acknowledges the lNT and responds with an INTA pulse.INTERRUPT PROCEDURE • These events occur: 1. setting the corresponding IRR bit(s). and the corresponding lRR bit is reset. if appropriate. 2. 3. 4. Upon receiving an lNTA from the processor. The 8259A evaluates those requests in the priority resolver and sends an interrupt (INT) to the processor.IR7) are raised high. the highest priority lSR bit is set.8259A. One or more of the INTERRUPT REQUEST lines (IR0 . .


The cascade bus acts like chip selects to the slaves during the INTA sequence.CASCADING • • • • Cascade Mode The 8259A can be easily interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels. the slave interrupt outputs (INT)are connected to the master interrupt request inputs. When a slave request line is activated and afterwards acknowledged. the master will enable the corresponding slave to release the device routine address during bytes 2 and 3 of INTA. In a cascade configuration. . The master controls the slaves through the 3 line cascade bus (CAS2 .0).

Sign up to vote on this title
UsefulNot useful

Master Your Semester with Scribd & The New York Times

Special offer for students: Only $4.99/month.

Master Your Semester with a Special Offer from Scribd & The New York Times

Cancel anytime.