45 views

Uploaded by Eswin Angel

Computer Arithmetic in Computer Architecture

save

- Ch 8 95 [RRead-Only] [Compatibility Mode]
- Mathematics II - Teachers' Guide
- hw1
- Arithmetic
- ARM Instruction Se1
- 01-Unit1
- Numerical Computation Guide__What Every Computer Scientist Should Know About Floating-Point Arithmetic
- Digital Signal Processing
- 06-FloatingPoint
- Practice Soln
- DBMS Korth
- lect14-engin112
- Lecture3 en Number Repr Boolean 2014(1)
- f31 Book Arith Pres Pt3
- Numerical Computation Guide
- C_chap09
- 99 MORE Level 700+ GMAT Questions
- parent support on multiplication and division
- 3 q1 multiplication and division
- 1.1 Lecture_1
- EEE105_S1Y1617_lect_09
- Integer
- BMM10233 Chapter 2 Progressions
- Enterprise Solutions Using J2EE
- Comprehensive Test 12.09.05 SOL
- parent overview template-es 3 multiplication and division 1
- CST PPT
- Chapter2- Machine Instructions and Programs
- fifth grade year at a glance
- CUDA C Best Practices Guide
- Gas Comprimido
- Redalyc.Hueco grabado menos tóxico mediante film de fotopolímero.pdf
- Psicoterapia Integrativa y Espiritualidad
- Balistica Forense (Marcas Impresas en Casquillos)
- taller-if-else-swich.docx
- Wtheorie2018
- SCADA
- ROTH Philip - Homem Comum
- bxcbvfhf
- Acuerdo de Corretaje Emil
- Hal 72 Vol.22 No.2 1998 Tuberkulosis Milier - Judul
- 4. Leading Theories of Econ. Growth & Devt1..pdf
- A Crença Em Espíritos Nas Religiões Africanas
- HAINANESE CHICKEN RICE.docx
- PARA ENSAYO.pdf
- PPLT
- Aulas Online de Química Reforço Escolar Online
- Defense Distributed v. Department of State - Stipulation of Dismissal (7/27/18)
- Manual de Programacion Autoplay Media Studio
- Pirata
- BK 1
- Processo Civil II (versão final).pdf
- dctrprnr
- 053118 Store Closing List
- Vocabulary Unit 1
- Acne Vulgaris
- kupdf.com_6-sop-kesehatan-olahraga.pdf
- Indemnizacion Por Daños y Perjuicios
- What is DMIT ? Mind Tech
- EJERCICIOS REPASO2
- EMAIL - PGP
- Hash Function and Digital Signature
- RSA Algorithm.ppt
- RIPEMD.ppt
- monoalphateic cipher.ppt
- Viruses.ppt
- Fermats Theorem
- OSI Security Architecture.ppt
- IPSec
- SSL Architecture.ppt
- Digital Signature Algorithm-DSA
- Kerberos
- Firewalls concept
- RSA Algorithm.ppt
- Intruders
- AES Algorithm
- Crypto Monoalphateic Cipher
- Cache Memory-Direct Mapping
- Interrupts
- Classical Encryption Techniques in cryptography and network security
- Input & Output
- Instruction Pipeline
- Structure and Functions of CPU
- Direct Memory Access
- Diffie-Hellman Key Exchange
- Interrupts
- Internal Memory
- Diffie-Hellman Key Exchange
- DES and Triple DES

You are on page 1of 41

Computer Arithmetic

**Arithmetic & Logic Unit
**

z ALU- part of the computer that actually performs arithmetic and logical operations z All other elements of computer like Control unit, registers, memory, I/O- bring data into the ALU for it to the process z Handles integers z May handle floating point (real) numbers z Data are presented to ALU in register and the result are stored in Registers

ALU (cont…)

z These Registers- temporary storage locations within the processor that are connected by single path to ALU z Overflow flag is set to 1, the result of a computation exceeds the length of the register z Control Unit – control the operation of the ALU

ALU Inputs and Outputs

Integer Representation

z In the Binary System- Only have 0 & 1 to represent everything z If we are limited to non-negative (Positive numbers) stored in binary, the method is straight forward

y e.g. 41=00101001

z z z z

No minus sign No period Sign-Magnitude Two’s compliment

cont…

Sign Magnitude Representations: z Left most bit is sign bit z 0 means positive z 1 means negative z +18 = 00010010 z -18 = 10010010 z Problems

y Need to consider both sign and magnitude in arithmetic y Two representations of zero (+0 and -0)

Two’s Compliment Representation

Twos complement representation uses the most significant bit as a sign bit ,making it easy to test whether the integer is positive or negative z +3 = 00000011 z +2 = 00000010 z +1 = 00000001 z +0 = 00000000 z -1 = 11111111 z -2 = 11111110 z -3 = 11111101

Benefits

z One representation of zero z Arithmetic works easily (see later) z Negating is fairly easy

y 3 = 00000011 y Boolean complement gives 11111100 y Add 1 to LSB 11111101

Geometric Depiction of Twos Complement Integers

Conversion Between Different Bit Lengths

z z z z z z z

Positive number pack with leading zeros +18 = 00010010 +18 = 00000000 00010010 Negative numbers pack with leading ones -18 = 10010010 -18 = 11111111 10010010 i.e. pack with MSB (sign bit)

Integer Arithmetic:

Negation Special Case 1

z z z z z z

0= 00000000 Bitwise not 11111111 Add 1 to LSB +1 Result 1 00000000 Overflow is ignored, so: negation of 0 is 0

Negation Special Case 2

z z z z z z z z

-128 = 10000000 bitwise not 01111111 Add 1 to LSB +1 Result 10000000 So: -(-128) = -128 Monitor MSB (sign bit) It should change during negation

Range of Numbers

z 8 bit 2s compliment

y +127 = 01111111 = 27 -1 y -128 = 10000000 = -27

z 16 bit 2s compliment

y +32767 = 011111111 11111111 = 215 - 1 y -32768 = 100000000 00000000 = -215

**Addition and Subtraction
**

z Normal binary addition z Monitor sign bit for overflow z Take twos compliment of substahend and add to minuend

y i.e. a - b = a + (-b) Example

1100 = -4

+ 1111 =-1 __________ 1 1011 = -5

z So we only need addition and complement circuits

Hardware for Addition and Subtraction

Multiplication

z z z z

Complex Work out partial product for each digit Take care with place value (column) Add partial products

Multiplication Example

z 1011 Multiplicand (11 dec) z x 1101 Multiplier (13 dec) z 1011 Partial products z 0000 Note: if multiplier bit is 1 copy z 1011 multiplicand (place value) z 1011 otherwise zero z 10001111 Product (143 dec) z Note: need double length result

Unsigned Binary Multiplication

Cont..

The operation of the multiplier is as follows 1. Control logic reads the bits of the multiplier one at a time. 2. If Q0 is 1, then the multiplicand bit is added to the A register and the result is stored in the A register, C bit is used for Overflow 3. Then all the bits of the C, A and Q register and shifted to the right one bit, so the C bit goes to An-1 …., A0 goes into Qn-1 and Q0 is lost 4. If Q0 is 0, then no addition is performed.

Example

Flowchart for Unsigned Binary Multiplication

Multiplying Negative Numbers

**This does not work! Solution 1
**

Convert to positive if required Multiply as above If signs were different, negate answer

Solution 2

Booth’s algorithm

Booth’s Algorithm

Example of Booth’s Algorithm

Division

More complex than multiplication Negative numbers are really bad! Based on long division

Division of Unsigned Binary Integers 00001101 1011 10010011 1011 001110 Partial 1011 Remainders 001111 1011 100 Divisor Quotient Dividend

Remainder

Flowchart for Unsigned Binary Division

Real Numbers

**Numbers with fractions Could be done in pure binary
**

1001.1010 = 24 + 20 +2-1 + 2-3 =9.625

**Where is the binary point? Fixed?
**

Very limited

Moving?

How do you show where it is?

Floating Point

Sign bit Biased Exponent

Significand or Mantissa

+/- .significand x 2exponent Misnomer Point is actually fixed between sign bit and body of mantissa Exponent indicates place value (point position)

Floating Point Examples

Signs for Floating Point

**Mantissa is stored in 2s compliment Exponent is in excess or biased notation
**

e.g. Excess (bias) 128 means 8 bit exponent field Pure value range 0-255 Subtract 128 to get correct value Range -128 to +127

Normalization

FP numbers are usually normalized i.e. exponent is adjusted so that leading bit (MSB) of mantissa is 1 Since it is always 1 there is no need to store it (c.f. Scientific notation where numbers are normalized to give a single digit before the decimal point e.g. 3.123 x 103)

FP Ranges

For a 32 bit number

8 bit exponent +/- 2256 1.5 x 1077

Accuracy

The effect of changing lsb of mantissa 23 bit mantissa 2-23 1.2 x 10-7 About 6 decimal places

Expressible Numbers

IEEE 754

Standard for floating point storage 32 and 64 bit standards 8 and 11 bit exponent respectively Extended formats (both mantissa and exponent) for intermediate results

FP Arithmetic +/Check for zeros Align significands (adjusting exponents) Add or subtract significands Normalize result

FP Arithmetic x/

Check for zero Add/subtract exponents Multiply/divide significands (watch sign) Normalize Round All intermediate results should be in double length storage

Floating Point Multiplication

Floating Point Division

Required Reading

Stallings Chapter 8 IEEE 754 on IEEE Web site

- Ch 8 95 [RRead-Only] [Compatibility Mode]Uploaded byfachmiuun
- Mathematics II - Teachers' GuideUploaded byMLSBU11
- hw1Uploaded byEnjoygrace Lien
- ArithmeticUploaded byAdip Chy
- ARM Instruction Se1Uploaded bykvk2003vk
- 01-Unit1Uploaded bySuli Blak MaJik
- Numerical Computation Guide__What Every Computer Scientist Should Know About Floating-Point ArithmeticUploaded byuser2127
- Digital Signal ProcessingUploaded byAnet Augustin
- 06-FloatingPointUploaded bytarun06
- Practice SolnUploaded byArpita Sengupta
- DBMS KorthUploaded byAmartya Khan
- lect14-engin112Uploaded byRichie Latchman
- Lecture3 en Number Repr Boolean 2014(1)Uploaded byPavel
- f31 Book Arith Pres Pt3Uploaded byVel Murugan KT
- Numerical Computation GuideUploaded bySebastiaan Haffert
- C_chap09Uploaded bykarthik_naidu
- 99 MORE Level 700+ GMAT QuestionsUploaded byamit_k214283
- parent support on multiplication and divisionUploaded byapi-258656532
- 3 q1 multiplication and divisionUploaded byapi-331473317
- 1.1 Lecture_1Uploaded byjulianli0220
- EEE105_S1Y1617_lect_09Uploaded byCarlo Calma
- IntegerUploaded bydwarika2006
- BMM10233 Chapter 2 ProgressionsUploaded byMohanakrishna
- Enterprise Solutions Using J2EEUploaded byAnand Vishwakarma
- Comprehensive Test 12.09.05 SOLUploaded byPraveen Kumar
- parent overview template-es 3 multiplication and division 1Uploaded byapi-266669871
- CST PPTUploaded bysuperbeast1999
- Chapter2- Machine Instructions and ProgramsUploaded byBala Krishna
- fifth grade year at a glanceUploaded byapi-260343680
- CUDA C Best Practices GuideUploaded by.xml

- EMAIL - PGPUploaded byEswin Angel
- Hash Function and Digital SignatureUploaded byEswin Angel
- RSA Algorithm.pptUploaded byEswin Angel
- RIPEMD.pptUploaded byEswin Angel
- monoalphateic cipher.pptUploaded byEswin Angel
- Viruses.pptUploaded byEswin Angel
- Fermats TheoremUploaded byEswin Angel
- OSI Security Architecture.pptUploaded byEswin Angel
- IPSecUploaded byEswin Angel
- SSL Architecture.pptUploaded byEswin Angel
- Digital Signature Algorithm-DSAUploaded byEswin Angel
- KerberosUploaded byEswin Angel
- Firewalls conceptUploaded byEswin Angel
- RSA Algorithm.pptUploaded byEswin Angel
- IntrudersUploaded byEswin Angel
- AES AlgorithmUploaded byEswin Angel
- Crypto Monoalphateic CipherUploaded byEswin Angel
- Cache Memory-Direct MappingUploaded byEswin Angel
- InterruptsUploaded byEswin Angel
- Classical Encryption Techniques in cryptography and network securityUploaded byEswin Angel
- Input & OutputUploaded byEswin Angel
- Instruction PipelineUploaded byEswin Angel
- Structure and Functions of CPUUploaded byEswin Angel
- Direct Memory AccessUploaded byEswin Angel
- Diffie-Hellman Key ExchangeUploaded byEswin Angel
- InterruptsUploaded byEswin Angel
- Internal MemoryUploaded byEswin Angel
- Diffie-Hellman Key ExchangeUploaded byEswin Angel
- DES and Triple DESUploaded byEswin Angel