You are on page 1of 58

# CHAPTER 3

Sequential Logic/
Circuits

## Concept of Sequential Logic

Latch and Flip-flops (FFs)
Shift Registers and Application
Counters (Types, Application &
Design)
Sequential Circuits Design
(State diagram, State Table, KMap, Circuit)

Sequential vs
Combinational
Output of any combinational logic circuit
depends directly on the input.
Generally, in a sequential logic circuit, the
output is dependent not only on the input but
also on the stored state.
Latch is used for the temporary storage of a data

bit
FF form the basis for most types of sequential
logic, such as registers and counters. Also, two
types of timing circuits; (1)one-shot and (2) 555
timer

Sequential vs
Combinational circuits.
Combinational
Output determined solely by inputs.
Can draw solely with left-to-right signal paths.
input

Comb. Cct.

output

Sequential circuits.
Output determined by inputs XXX previous

outputs.
Feedback loop.
input

Seq. Cct.

output

## Flip-flop & Register

Latches
Edge-triggered flip-flops
Master-slave flip-flops
Flip-flop operating
characteristics
Flip-flop applications
One-shots
The 555 timer

Introduction
Latches and FFs are the basic single-bit memory

## elements used to build sequential circuit with one or

two inputs/outputs, designed using individual logic
gates and feedback loops.
Latches:
The output of a latch depends on its current inputs
and on its previous output and its change of state
can happen at any time when its inputs change.
FFs:
The output of a flip-flop also depends on current
inputs and its previous output but the change of
state occurs at specific times determined by a
clock input.

Introduction
Latches:
D, S-R Latch
Gate S-R Latch
Gate D-Latch

FFs:

## A bistable logic circuit

that can store a binary 1
or 0

Similar to latch
Edge-Triggered Flip-Flop (S-R, J-K, D)
except that it
Asynchronous Inputs
can change
Master-Slave Flip-Flop
state only on
Flip-Flop Operating Characteristics
the occurrence
Flip-Flop Applications:
of one edge of
One-shots & The 555 Timer
a clock pulse.

Latches
Type of temporary storage device that has

## two stable (bi-stable) states

Similar to flip-flop the outputs are
connected back to opposite inputs
Main difference from flip-flop is the
method used for changing their state
Includes: S-R latch, Gated/Enabled S-R
latch and Gated D latch

Latch

Waveforms

## Gated S-R Latch

A gate input is added to the S-R latch
to make the latch synchronous.
In order for the set and reset inputs to
change the latch, the gate input must be
active (high/Enable).
When the gate input is low, the latch
remains in the hold condition.

Hold

Hold

Hold

hold

hold

set

reset

not allowed

## The D (data) latch has a single input that is

used to set and to reset the flip-flop.
When the gate is high, the Q output will
When the gate is low, the Q output will hold.

## The output follows the input when the

gate is high but is in a hold when the gate is
low.

## All the above flip-flops have the triggering

input called clock (CLK/C)

Circuits
1

Clock signal
0

Rising edges of
the clock
(Positive-edge
triggered)

Falling edges
of the clock
(Negative-edge
triggered)

Clock Cycle
Time

## (d) S=1, R=1

is invalid or
not allowed

Example:

CLK/C

Q_________________

SET (stores a 1)

RESET (stores a 0)

Example:

CLK

Q0

Q0

Hold

Reset

Set

Q0

Q0

## Edge-triggered J-K flip-flop

The edge-triggered J-K will only accept the J
and inputs during the active edge of the clock.
The small triangle on the clock input
indicates that the device is edge-triggered.
A bubble on the clock input indicates that
the device responds to the negative edge. no
bubble would indicate a positive edgetriggered device.

## For D , J-K FFs, the inputs are called

synchronous input because the state of this
inputs control the output only on the triggering
edge of clock pulse. (with synch. clock)
Most IC FFs also have asynchronous inputs
that change the output w/o a clock pulse. (work
independently of clock)
Two Asynch. Inputs: preset (PRE) and clear
(CLR)
Some cases called direct set (SD) and direct
reset (RD)
When PRE is active, FF is SET

## Clock pulse 1,2,3

PRE is LOW,
keeping FF SET
regardless J-K
inputs.
Clock pulse 4,5,6,7 toggle operation
occurs bcos J-K
are HIGH and both
preset and clear
are HIGH (inactive).
Clock pulse 8,9 clear is LOW,
keeping FF RESET
regardless of J-K
inputs.

## Master-Slave J-K Flip-flop:

Edge-triggered flip-flop logic symbols
The J-K flip-flop has a toggle mode of operation
when both J and K inputs are HIGH. Toggle means that
the Q output will change states on each active clock
edge.
J, K and Cp are all synchronous inputs.
The master-slave flip-flop is constructed with two
latches.
The master latch is loaded with the condition of the
J-K inputs while the clock is high. When the clock goes
low, the slave takes on the state of the master and the
master is latched.
The master-slave is a level-triggered device.

CLK

Q0

Q0

Hold

Reset

Set

Q0

Q0

## Toggle (opposite state)

Flip-Flop Applications
Parallel Data Storage
Frequency Division
Counting

## Flip-Flop Operating Characteristics

Propagation Delay Times
Set-up Time
Hold Time
Maximum Clock Frequency
Pulse Width
Power Dissipation

Flip-flop Characteristics
Propagation delay time is specified for the rising and falling outputs. It is
measured between the 50% level of the clock to the 50% level of the
output transition.
50% point on triggering edge

CLK

CLK

tPLH

50% point

Q
tPHL

## The typical propagation delay time for the 74AHC family

(CMOS) is 4 ns. Even faster logic is available for specialized
applications.

Flip-flop Characteristics
Another propagation delay time specification is the time required for an
asynchronous input to cause a change in the output. Again it is measured
from the 50% levels. The 74AHC family has specified delay times under 5
ns.

PRE

50% point

50%
point

Q
tPLH

CLR

50% point

50% point

Q
tPHL

Flip-flop Characteristics
Set-up time and hold time are times required before and after the clock
transition that data must be present to be reliably clocked into the flip-flop.

## Setup time is the minimum

time for the data to be
present before the clock for
reliable data entry.
Hold time is the minimum
time for the data to remain
after the clock for reliable
data entry.

D
CLK

Set-up time, ts
D
CLK

Hold time, tH

## There are several other parameters that will also

be listed in a manufacturers data sheet.
Maximum frequency (Fmax) - The
maximum frequency allowed at the clock
input.
Clock pulse width (LOW) [tW(L)] The minimum width that is allowed at the
clock input during the LOW level.
Clock pulse width (HIGH) [tW(H)] The minimum width that is allowed at the
clock input during the high level.
Set or Reset pulse width (LOW)
[tw(L)] - The minimum width of the LOW

## Comparison of operating parameters

for 4 IC families of flip-flop of the

## Basic operation of a 555

Timer
Threshold
Control Voltage
Trigger
Discharge
Reset
Output

tw = 1.1R1C1 = 1.1(2000)(1F) =
2.2ms

One-Shots
The one-shot or monostable multivibrator is a device with only
one stable state. When triggered, it goes to its unstable state for a
predetermined length of time, then returns to its stable state.
+V

## For most one-shots, the length of

time in the unstable state (tW) is
determined by an external RC
circuit.
Trigger

Q
tW

REXT

CEXT
CX

Trigger

RX/CX

## The 555 timer

The 555 can be configured as a basic astable multivibrator (pulse
oscillator) with the circuit shown. In this circuit C1 charges through R1
and R2 and discharges through only R2. The output frequency is given
by:
+VCC

1.44
R1 2 R2 C1

(4)

R1
(7)

## The frequency and duty

cycle are set by these
components.

R2
C1

RESE
T
DISCH

(8)

VCC

(6)

(3)

THRE
OUT
S
(2)
(5)
TRIG CONT
GND
(1)

## The 555 timer

Given the components, you can read the frequency from the chart.
Alternatively, you can use the chart to pick components for a desired
frequency.
+VCC

100

C1 (F)

10

(7)

1.0

R2

0.1
0.01

0.001
0.1

(4)

R1

C1

RESE
T
DISCH

(8)

VCC

(6)

(3)

THRE
OUT
S
(2)
(5)
TRIG CONT
GND
(1)

1.0

10

100

f (Hz)

1.0k

10k

100k

tH = .7 (R1+R2)C1 =2.1ms
0.7mst
t
H = time output high

tL = .7R2C1 =