Professional Documents
Culture Documents
M.GEETHA PRATYUSHA
162052004
10/24/2016
TABLE OF CONTENT
2
10/24/2016
10/24/2016
AMBA AHB implements the features required for highperformance, high clock frequency systems
Including:
Burst transfers
Split transactions
Single-cycle bus master handover
Single-clock edge operation
Wider data bus configurations (64/128 bits).
10/24/2016
Design principles
5
processes.
encourage modular system design to improve processor independence,
10/24/2016
AMBA 2.0
6
10/24/2016
Components in AHB
7
Master
Slave
10/24/2016
Cont
8
Arbiter
AHB arbiter ensures that only one bus master at a time is allowed to
initiate data transfers.
Decoder
10/24/2016
Master Signals
9
10/24/2016
Arbitration signals
HGRANTx
HMASTER[3:0]
HMASTLOCK
Locked sequence
10/24/2016
Response signals
HREADY
HRESP[1:0]
OKAY transfer complete
ERROR transfer failure(ex: write ROM)
RETRY higher priority master can access bus
SPLIT other master can access bus
HCLK
Clock signal which times all bus transfers
HRESETn
Active Low global reset of master
10/24/2016
Cont
12
10/24/2016
Request
Grant
CPU #1
CPU #2
IP Block #1
IP Block #2
IP Block #3
IP Block #1
IP Block #4
10/24/2016
Performance Impact
Then the
transaction
proceeds
10/24/2016
10/24/2016
Disadvantages
17
10/24/2016
18
Thank you
10/24/2016