Professional Documents
Culture Documents
& Drives
Chapter 4
DC-DC Converters
• REGULATION/CONTROL TECHNIQUES
The term regulator is used since the circuit’s main commercial application is in
systems that require a stable and regulated dc output voltage.
Vcontrol
Switched-mode power supply (SMPS),
(derived from
feedback circuit) battery chargers, battery operated vehicles,
traction motor control, control of large
number of dc motors etc. They are also used
as dc voltage regulators.
LINEAR VOLTAGE REGULATORS
Before we discuss switched-mode converters, it
is useful to review the motivation for an
alternative to linear dc-dc converters.
While this may be a simple way of converting a dc supply voltage to a lower dc voltage and
regulating the output, the low efficiency of this circuit is a serious drawback for power applications.
The power absorbed by the load is 𝑉𝑂 = 𝑉𝑂 𝐼𝐿 , and the power absorbed by the transistor is 𝑉𝐶𝐸 𝐼𝐿 ,
assuming a small base current.
The power loss in the transistor makes this circuit inefficient. For example, if the output voltage is
one-quarter of the input voltage, the load resistor absorbs one-quarter of the source power, which is
an efficiency of 25 percent. The transistor absorbs the other 75 percent of the power supplied by the
source. Lower output voltages result in even lower efficiencies. Therefore, the linear voltage
regulator is suit-able only for low-power applications.
Cont’d
Because of this low efficiency, linear regulators have not been used for
medium- and high-power applications, since the early 1970s, when
switched-mode dc-dc converters entered the marketplace.
Despite the fact that linear regulators are simple to use and provide tight
control, their disadvantages are so numerous that their practical is
limited.
Because of their high power loses, they suffer from high thermal
dissipation, resulting in lower power density and low efficiency.
A BASIC SWITCHING CONVERTER/Switching Regulator
An efficient alternative to the linear
regulator is the switching
converter.
• Transistor is operated in switched-mode: (a)
• Switch closed: Fully on (saturated) SWITCHING REGULATOR
• Switch opened: Fully off (cut-off)
IL
SWITCH
• The power absorbed by the ideal switch is zero. +
(b)
RL Vo
Vin
• When switch is open, no current flow in it
• When switch is closed no voltage drop across it.
• Since P=V.I, no losses occurs in the switch.
EQUIVALENT CIRCUIT
• Power is 100% transferred from source to load. Vo
• Power loss is zero (for ideal switch):
Vin
not be zero when it is on, and the switch must pass through the DT T
linear region when making a transition from one state to the other.
OUTPUT VOLTAGE
The dc component of the output voltage is controlled by adjusting the duty ratio
D , which is the fraction of the switching period that the switch is closed
where f is the switching frequency. The dc component of the output voltage will
be less than or equal to the input voltage for this circuit.
THE BUCK (STEP-DOWN) CONVERTER
Controlling the dc component of a pulsed output voltage of S L
The diode provides a path for the inductor current when the
switch is opened and is reverse-biased when the switch is CIRCUIT WHEN SWITCH IS CLOSED
closed.
S iL
+ vL
input.
3. The capacitor is very large, and the output voltage is held constant at voltage Vo. This
restriction will be relaxed later to show the effects of finite capacitance.
4. The switching period is T; the switch is closed for time DT and open for time (1-D )T.
The key to the analysis for determining the output Vo is to examine the inductor current and
inductor voltage first for the switch closed and then for the switch open.
The net change in inductor current over one period must be zero for steady-state
operation. The average inductor voltage is zero.
+ vL -
Switch is turned on (closed) S iL +
+
• Diode is reversed biased. Vd VD
C RL Vo
VdVo
voltage, i.e: t
vL Vd Vo
Vo
iL
vL
• Diode is forward biased
VdVo
opened opened
closed closed
• Current now flows (freewheeling) t
through the diode.
Vo
• The inductor voltage can be derived iL
as:
vL Vo iLmax
IL
iLmin
(1-D)T
t
DT T
16
Analysis
When the switch is closed (on) : vL
di
v L Vd Vo L L
dt Vd Vo
di V Vo closed
L d t
dt L
Derivative of iL is a positive
constant.T herefore iL must
increased linearly. iL
From Figure
diL iL iL Vd Vo iL max
dt t DT L
IL iL
V Vo
iL closed d DT
L iL min
For switch opened,
t
di DT T
v L Vo L L
dt
di V
L o
dt L
di i iL V
L L o
dt t (1 D)T L
V
iL opened o (1 D)T 17
L
Steady-state operation
18
Cont’d
An alternative derivation of the output voltage is based on the inductor voltage, as shown in Fig.
6-4a . Since the average inductor voltage is zero for periodic operation,
Solving the preceding equation for Vo yields the same result, 𝑉𝑜 = 𝑉𝑠𝐷
Note that the output voltage depends on only the input and the duty ratio D .
If the input voltage fluctuates, the output voltage can be regulated by adjusting the duty ratio
appropriately.
A feedback loop is required to sample the output voltage, compare it to a reference, and set the
duty ratio of the switch accordingly.
Average, Maximum and Minimum Inductor Current
The average inductor current must be the same as the Average inductor current Average current in R L
average current in the load resistor, since the average V
IL IR o
capacitor current must be zero for steady-state R
operation: Maximum current :
iL iL Vo 1 Vo
I max I L (1 D)T
2 R 2 L
Imax
iL 1 (1 D)
IL Vo
Imin R 2 Lf
Minimum current :
t
iL 1 (1 D)
I min I L Vo
2 R 2 Lf
Inductor current ripple :
iL I max I min
20
Continuous Current Mode (CCM)
21
Output voltage ripple
KCL, Capacitor current :
• In the preceding analysis, the capacitor was assumed L iL iR
ic iL iR
to be very large to keep the output voltage constant. The charge can be witten as :
iC
+
Vo
• In practice, the output voltage cannot be kept Q CVo
perfectly constant with a finite capacitance. Q CV
• The variation in output voltage, or ripple, is o Vo
Q iL imax
the capacitor.
Use triangle area formula : Vo/R imin
1 T i
• While the capacitor current is positive, the capacitor
0
Q L iC
2 2 2
is charging. TiL
0
8
Ripple voltage (Peak - to peak)
Capacitor current TiL (1 D)
Vo
8C 8 LCf 2
So, the ripple factor,
V (1 D)
r o
Vo 8 LCf 2
Note : Ripple can be reduced by :
1) Increasing switching frequency
2) Increasing inductor size
Capacitor ripple voltage 3) Increasing capacitor size.
22
Cont’d
It is also useful to express the ripple as a fraction of the output
voltage,
Lmin= ?
RL
L = 10Lmin
Vd Po = ?
f=? D
(input C Io = ?
D=? ripple ?
spec.)
TYPE ?
A buck converter has an input voltage of 50V and output of 25V. The switching
frequency is 10KHz. The power output is 125W. (a) Determine the duty cycle,
(b) value of L to limit the peak inductor current to 6.25A, (c) value of
capacitance to limit the output voltage ripple factor to 0.5%.
Design a buck converter such that the output voltage is 28V when the input is
48V. The load is 8Ohm. Design the converter such that it will be in continuous
current mode. The output voltage ripple must not be more than 0.5%. Specify
the frequency and the values of each component. Suggest the power switch
also.
25
Boost (step-up) converter
L D
Vd C +
S
RL Vo
CIRCUIT OF BOOST CONVERTER
iL L D
+ vL
Vd +
S C
RL Vo
v L Vd Vd
di
L L v L
CLOSED
dt
t
di V
L d V d V o
dt L
diL iL iL
i iL
t DT
L
dt
di V
L d
dt L DT T t
V DT
iL closed d
L
Power Electronics and Drives (Version 3-2003) Dr. Zainal Salam,
27
UTM-JB
Switch opened
iL
D
+ vL -
+
Vd C vo
S
-
v L Vd Vo
di
L L Vd
dt
di V Vo vL
L d OPENED
dt L t
diL iL V d V o
dt t
iL iL
iL
(1 D)T
( 1-D )T
t
di V Vo DT T
L d
dt L
Vd Vo (1 DT )
iL opened
L
Power Electronics and Drives (Version 3-2003) Dr. Zainal Salam,
28
UTM-JB
Steady-state operation
For CCM,
I min 0 Vd
vL
Vd Vd DT
2
0
(1 D ) R 2L
D1 D 2 TR
Lmin VdVo
2 Imax
D1 D 2 R
iL
Imin
2f
V
Q o DT CVo
Imin
R
Io=Vo / R
V DT Vo D
Vo o
RCf RCf ic
V D
r o
Vo RCf
Q
DT T
Power Electronics and Drives (Version 3-2003) Dr. Zainal Salam,
31
UTM-JB
Examples
The boost converter has the following parameters:
Vd=20V, D=0.6, R=12.5ohm, L=65uH, C=200uF,
fs=40KHz. Determine (a) output voltage, (b) average,
maximum and minimum inductor current, (c) output
voltage ripple.
S
D
+
Vd C
L RL Vo
RL
S D
+ +
Vd iL vL Vo
S D
+ +
Vd iL vL
Vo
iL iL Vd iL
Imin
t DT L
V DT
(iL ) closed d Imax
L iD
Switch opened Imin
di
v L Vo L L Io=Vo / R
dt
di V
L o i c
dt L
iL iL V Q
o
t (1 D)T L DT T
V (1 D)T
(iL ) opened o
L
Vo 8 LCf 2
(1 D ) R
Lmin
2f
L Boost
D
Vo 1
V + Vd 1 D
C Vo
S Vo D
d
RL Vo RCf
D(1 D) 2 R
Lmin
2f
S Buck Boost
Vo D
D +
V C Vo Vd 1 D
L RL
d
Vo D
Vo RCf
(1 D) 2 R
Lmin
2f
Vo (desired)
+ Vcontrol Switch control
signal
Vo (actual) Comparator
-
Sawtooth
Waveform Sawtooth
Waveform
Vcontrol 1
Vcontrol 2
Switch
control
ton 2 signal
ton 1
T
Disadvantages
-Complex design
-EMI problems
Types of SMPS
-Flyback
-forward
Power Electronics and Drives (Version 3-2003) Dr. Zainal Salam,
40
UTM-JB
-Push-pull
Linear and SMPS block
diagram
Basic Block diagram of linear power supply
C E
Vce=Vd-Vo +Vo DC Regulated
DC Unregulated
B +
+
Base/gate RL
Vd Drive Vo
Line
Input -
1 / 3 -
Rectifier/ Error Vo
50/60 Hz Filter Amp.
Isolation
Transformer
Vref
Base/
PWM error
gate
Controller Amp
drive
i1 N1 N2 i2
+ +
Lm Model used for
V1 V2
most PE application
+
C R Vo
Vd LM
iD
iS i1 N1 N2
+
+ + vD
iLM v2 iC iR Vo
v1
Vd
+
+ vSW i2
diLm
v1 Vd Lm
dt
diLm iLm iLm Vd
dt dt DT Lm
iLm
closed
d
Lm
V DT
N
v1 Vo 1
N2
But v2 Vo
N N
v1 v2 1 Vo 1
N2 N2
di N
v1 Lm L m Vo 1
dt N2
diL m iL m iL m Vo N1
dt dt 1 D T Lm N 2
V (1 D)T N1
iL m open o
Lm N2
Voltage across the switch :
N
vSW Vd Vo 1
N2
Power Electronics and Drives (Version 3-2003) Dr. Zainal Salam,
45
UTM-JB
Output voltage
V DT Vo 1 D T N1
d 0
Lm Lm N2
D N 2
Vo Vd
1 D 1
N
Ps P0 Vs
V0 2 v1
Vd I s
R
I s is related to I Lm as : -V(N1 /N2)
Is m
I L DT
T
I Lm D
iLm
iLM
Solving for I Lm
is
Vd I Lm D
V02
R
t
V0 2
I Lm
Vd DR iD
I Lm can writte n as :
2 iC
Vd D N2
I Lm
(1 D ) 2 R N1
Vo/ R
V0 N 2
DT T t
(1 D ) R N1
SW1 SW3
Lx
+ + +
NS vx Vo
C R
vp
VS
NS
SW4 SW2
SW1,SW2
DT T
SW3,SW4
T T
DT
VP 2 2
VS
-VS
Vx
N
VS S
NP
DT T T T
DT
2 2
Ns
V 2
Output VoltageV
s
D
o
Np