0 Up votes0 Down votes

6 views47 pagesJun 10, 2012

© Attribution Non-Commercial (BY-NC)

PPT, PDF, TXT or read online from Scribd

Attribution Non-Commercial (BY-NC)

6 views

Attribution Non-Commercial (BY-NC)

- Neuromancer
- The E-Myth Revisited: Why Most Small Businesses Don't Work and
- How Not to Be Wrong: The Power of Mathematical Thinking
- Drive: The Surprising Truth About What Motivates Us
- Chaos: Making a New Science
- The Joy of x: A Guided Tour of Math, from One to Infinity
- How to Read a Person Like a Book
- Moonwalking with Einstein: The Art and Science of Remembering Everything
- The Wright Brothers
- The Other Einstein: A Novel
- The 6th Extinction
- The Housekeeper and the Professor: A Novel
- The Power of Discipline: 7 Ways it Can Change Your Life
- The 10X Rule: The Only Difference Between Success and Failure
- A Short History of Nearly Everything
- The Kiss Quotient: A Novel
- The End of Average: How We Succeed in a World That Values Sameness
- Made to Stick: Why Some Ideas Survive and Others Die
- Algorithms to Live By: The Computer Science of Human Decisions
- The Universe in a Nutshell

You are on page 1of 47

Objectives

Perform the three basic logic operations. Describe the operation of and construct the truth tables for the AND, NAND, OR, and NOR gates, and the NOT (INVERTER) circuit. Draw timing diagrams for the various logic-circuit gates. Write the Boolean expression for the logic gates and combinations of logic gates. Implement logic circuits using basic AND, OR, and NOT gates. Appreciate the potential of Boolean algebra to simplify complex logic circuits.

Objectives (contd)

Use DeMorgan's theorems to simplify logic expressions. Use either of the universal gates (NAND or NOR) to implement a circuit represented by a Boolean expression. Explain the advantages of constructing a logic-circuit diagram using the alternate gate symbols versus the standard logic-gate symbols. Describe the concept of active-LOW and activeHIGH logic symbols. Draw and interpret the IEEE/ANSI standard logicgate symbols.

Boolean 0 and 1 do not represent actual numbers but instead represent the state, or logic level.

Logic 0 False Off Low No Open switch Logic 1 True On High Yes Closed switch

OR AND NOT

Truth Tables

A truth table is a means for describing how a logic circuits output depends on the logic levels present at the circuits inputs.

Inputs A 0 0 1 1 B 0 1 0 1 Output x 1 0 1 0

A ? B x

OR Operation

Boolean expression for the OR operation: x =A + B The above expression is read as x equals A OR B Figure 3-2

OR Gate

An OR gate is a gate that has two or more inputs and whose output is equal to the OR combination of the inputs. Figure 3-3

Example 3-1

Example 3.2

AND Operation

Boolean expression for the AND operation: x =A B The above expression is read as x equals A AND B

AND Gate

An AND gate is a gate that has two or more inputs and whose output is equal to the AND product of the inputs. Figure 3-8

Enable/Disable Circuit

NOT Operation

The NOT operation is an unary operation, taking only one input variable. Boolean expression for the NOT operation: x= A The above expression is read as x equals the inverse of A Also known as inversion or complementation. Can also be expressed as: A Figure 3-11

A

NOT Circuit

Any logic circuits can be built from the three basic building blocks: OR, AND, NOT Example 1: x = A B + C Example 2: x = (A+B)C Example 3: x = (A+B) Example 4: x = ABC(A+D)

Examples 1,2

Examples 3

Example 4

x = ABC(A+D)

Determine the output x given A=0, B=1, C=1, D=1. Can also determine output level from a diagram

Figure 3.16

We are not considering how to simplify the circuit in this chapter. y = AC+BC+ABC x = AB+BC x=(A+B)(B+C)

Figure 3.17

Figure 3.18

NOR Gate

Boolean expression for the NOR operation: x=A+B Figure 3-20: timing diagram

Figure 3.20

NAND Gate

Boolean expression for the NAND operation: x=AB Figure 3-23: timing diagram

Figure 3.23

x+y = y+x x*y = y*x x+(y+z) = (x+y)+z=x+y+z x(yz)=(xy)z=xyz x(y+z)=xy+xz (w+x)(y+z)=wy+xy+wz+xz x+xy=x x+xy=x+y x+xy=x+y

DeMorgans Theorems

(x+y)=xy Implications and alternative symbol for NOR function (Figure 3-26) (xy)=x+y Implications and alternative symbol for NAND function (Figure 3-27) Example 3-17: Figure 3-28 Extension to N variables

Figure 3.26

Figure 3.27

Available ICs

Step 1: Invert each input and output of the standard symbol Change the operation symbol from AND to OR, or from OR to AND. Examples: AND, OR, NAND, NOR, INV

When an input or output on a logic circuit symbol has no bubble on it, that line is said to be active-HIGH. Otherwise the line is said to be active-LOW.

Figure 3.34

Figure 3.35

If the circuit is being used to cause some action when output goes to the 1 state, then use active-HIGH representation. If the circuit is being used to cause some action when output goes to the 0 state, then use active-LOW representation. Bubble placement: choose gate symbols so that bubble outputs are connected to bubble inputs, and vice versa.

Figure 3.36

A B 1 x

A

A B

&

A B

&

A B

- PODEM ALGORITHMUploaded byamy2chang_1
- Logic Gates and ExercisesUploaded by4gen_1
- Romil PhysicsUploaded bySaurav Taneja
- ReductionUploaded byAmin Nadaf
- Electrical Engineering Full DayUploaded byEr Raghvendra Singh
- Discrete Structure Chapter 2.1- Logic Circuits-29Uploaded byrockers91
- Digital DevicesUploaded byDiva
- Combinational Logic CircuitUploaded byJiremy Noriega
- Fundamentals of Computer Organization(FCO)2610004Uploaded byVirendra Arekar
- 30443274-VLSI-LABUploaded bym_durai
- 4 Slides BooleanUploaded byTrynos
- NC7S00Uploaded byFaulhaber Adrian
- Quantum Logic, Putnam h.Uploaded byTsefiQ
- Optimality of size-degree trade-offs for Polynomial CalculusUploaded byMassimoL
- ECE361_EE 2010 S1Uploaded byMu'izz Kahar
- Introduction to Logic GatesUploaded byPark Hee Ra
- New Text Document (3)Uploaded bySatish
- Eegr 211 lab-2Uploaded byAakaash Chapagain
- digital electronics manualUploaded byPratik Singh
- Exp 4Uploaded bylawlietll
- E1201032834.pdfUploaded byprasanthi
- ACFrOgBGrb2cD4jJFiglBfCEuprCD-ua_TEqXUewgXFbBP4AphglN2-J1adZiC3dK3JWQRE1vYjMkIgfvPbG15YgjocAGjfdalN7jLM-sR_ZcwBs0GGBreHY6XkDsXQ=.pdfUploaded byDinesh
- Compre Question PapersUploaded bygutterbc
- 10.1109@ETFA.2005.1612748Uploaded byAnthony Barrón
- week0f..sub..Uploaded bypriyansh
- Chapter 01Uploaded byJanet Cui Tibudan
- w83l518d (1)Uploaded bySebastian Quarone
- MNi_RTDUploaded byHashemAliHashem
- B4.2-R3 syllabusUploaded byapi-3782519
- skyrms_choice_and_chance.pdfUploaded bySiarah Emmerich

- HAT Guide for HEC Indigenous ScholarshipUploaded bysahrish
- boronUploaded byNaqeeb Ullah Kakar
- Grading ScaleUploaded byNaqeeb Ullah Kakar
- Exit Sign (x8)Uploaded byNaqeeb Ullah Kakar
- Complete General Knowledge NoteUploaded byRashid Jalal
- List of Chinese InstitutionsUploaded byOmer Farooq
- Lecture3.pdfUploaded byNaqeeb Ullah Kakar
- CInquiryLabManual.pdfUploaded byNaqeeb Ullah Kakar
- =INTRO_MOD_6-Transformers=rev2015-JuneUploaded byshushay hailu
- Imp.LinksUploaded byNaqeeb Ullah Kakar
- electroincfundamentdal.pdfUploaded byNaqeeb Ullah Kakar
- EEE3307.pdfUploaded byNaqeeb Ullah Kakar
- NTS AffidavitUploaded bykhurram
- Mepco FormUploaded byNaqeeb Ullah Kakar
- FICT MS Course Registration FormUploaded byNaqeeb Ullah Kakar
- Respected Professor.docxUploaded byNaqeeb Ullah Kakar
- NIP.docxUploaded byNaqeeb Ullah Kakar
- CommunicationUploaded byNaqeeb Ullah Kakar
- Active v PassiveUploaded byNaqeeb Ullah Kakar

- Optical FiberUploaded byarpit saraswat
- Senior Video Editor Television in Washington DC Resume Jeremy PeltzmanUploaded byJeremyPeltzman
- Ed 1402Uploaded byangel_38435
- Oracle Import Speed Performance TipsUploaded byjlinha
- Traffic Light Controller using 555 Timer CircuitUploaded byPartha Sarathy
- Powermax45 Operator ManualUploaded byducatti996ch
- Amplitude Modulation TransmissionUploaded byLyka Lasilas
- ESD_considerations.pdfUploaded byhardih123
- Wilcom Faq Selt DeltUploaded bySureshkumar Kotipalli
- JCTVC-H1100.pdfUploaded byengsayed_elgendy
- ca_xp3050708090_engUploaded byEdgar Bonetto
- Assignment 1Uploaded byMonireh Va
- Microwave Network AnalysisUploaded byellisitox
- Challenges_In_Embedded_Memory_Design_And_Test.pptxUploaded byCHARAN
- Ensayo de ChispaUploaded bydanielvillagrap
- 13456879Uploaded bypaulo_an7381
- Emco-coils & BarsUploaded byshambhoi
- Sound Bar ManualUploaded byEstuardo Molina
- Supported DevicesUploaded bySunny Jam
- Dl 380 g8 Guia Tecnica 19022013Uploaded byevangelista7940
- Data Sheet Cat 3516aUploaded byariwibowo
- MaxiFlo MeterUploaded byWidjaja
- Wireless Technologies and .11nUploaded byGonzalo Zavala Hurtado
- How to Build Hardware Support for Secure StartupUploaded byjuanrozalez
- SZ-16D_CM_96124E_GB_WW_1055-2.pdfUploaded bysteves0118
- R300 SERIES REF MANUALUploaded byAnhtu Pham
- Industrial Training on Eastern Tubes LimitedUploaded byHamidul Islam
- TANDBERGMXPUserManualUploaded byJuan Manuel Martínez Briseño
- Control Systems Engineer.pdfUploaded byMansoor Fayyaz
- HSC Physics Sample ExamsUploaded byn

## Much more than documents.

Discover everything Scribd has to offer, including books and audiobooks from major publishers.

Cancel anytime.