Read without ads and support Scribd by becoming a Scribd Premium Reader.
See Premium Plans
 
R
ISE In-DepthTutorial
10.1
 
ISE 10.1 In-Depth Tutorialwww.xilinx.com
XilinxisdisclosingthisDocumentandIntellectualProperty(hereinafter“theDesign”)toyouforuseinthedevelopmentofdesignstooperateon, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical,photocopying,recording,orotherwise,withoutthepriorwrittenconsentofXilinx.AnyunauthorizeduseoftheDesignmayviolatecopyrightlaws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.XilinxdoesnotassumeanyliabilityarisingoutoftheapplicationoruseoftheDesign;nordoesXilinxconveyanylicenseunderitspatents,copyrights,oranyrightsofothers.YouareresponsibleforobtaininganyrightsyoumayrequireforyouruseorimplementationoftheDesign.Xilinxreservestherighttomakechanges,atanytime,totheDesignasdeemeddesirableinthesolediscretionofXilinx.Xilinxassumesnoobligationtocorrectanyerrorscontainedhereinortoadviseyouofanycorrectionifsuchbemade.Xilinxwillnotassumeanyliabilityfortheaccuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Design.THE DESIGN IS PROVIDED “AS IS” WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION ISWITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION ORADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHEREXPRESS,IMPLIED,ORSTATUTORY,REGARDINGTHEDESIGN,INCLUDINGANYWARRANTIESOFMERCHANTABILITY,FITNESSFOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS.INNOEVENTWILLXILINXBELIABLEFORANYCONSEQUENTIAL,INDIRECT,EXEMPLARY,SPECIAL,ORINCIDENTALDAMAGES,INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE DESIGN, EVEN IF YOUHAVEBEENADVISEDOFTHEPOSSIBILITYOFSUCHDAMAGES.THETOTALCUMULATIVELIABILITYOFXILINXINCONNECTIONWITH YOUR USE OF THE DESIGN, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THEAMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE DESIGN. YOU ACKNOWLEDGE THAT THE FEES, IFANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLETHE DESIGN TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY.The Design is not designed or intended for use in the development of on-line control equipment in hazardous environments requiring fail-safecontrols,suchasintheoperationofnuclearfacilities,aircraftnavigationorcommunicationssystems,airtrafficcontrol,lifesupport,orweapons systems (“High-Risk Applications”). Xilinx specifically disclaims any express or implied warranties of fitness for such High-RiskApplications. You represent that use of the Design in such High-Risk Applications is fully at your risk.Copyright©1995-2007Xilinx,Inc.Allrightsreserved.XILINX,theXilinxlogo,andotherdesignatedbrandsincludedhereinaretrademarksof Xilinx, Inc. PowerPC is a trademark of IBM, Inc. All other trademarks are the property of their respective owners.
R
 
ISE 10.1 In-Depth Tutorialwww.xilinx.com3
R
Preface
 About This Tutorial 
About the In-Depth Tutorial
This tutorial gives a description of the features and additions to Xilinx
®
ISE™ 10.1. Theprimary focus of this tutorial is to show the relationship among the design entry tools,Xilinx and third-party tools, and the design implementation tools.This guide is a learning tool for designers who are unfamiliar with the features of the ISEsoftware or those wanting to refresh their skills and knowledge.You may choose to follow one of the three tutorial flows available in this document. Forinformation about the tutorial flows, see“Tutorial Flows.”
Tutorial Contents
This guide covers the following topics.
•
Chapter1
,“OverviewofISEandSynthesisTools,”introducesyoutotheISEprimaryuser interface, Project Navigator, and the synthesis tools available for your design.
•
Chapter 2
,“HDL-Based Design,”guides you through a typical HDL-based designprocedure using a design of a runner’s stopwatch.
•
Chapter 3
,“Schematic-Based Design,” explains many different facets of a schematic- based ISE design flow using a design of a runner’s stopwatch. This chapter alsoshowshowtouseISEaccessoriessuchasStateCAD,COREGenerator™,andISETextEditor.
•
Chapter 4
,“Behavioral Simulation,”explains how to simulate a design before designimplementation to verify that the logic that you have created is correct.
•
Chapter 5
,“Design Implementation,”describes how to Translate, Map, Place, Route(Fit for CPLDs), and generate a Bit file for designs.
•
Chapter 6
,“Timing Simulation,”explains how to perform a timing simulation usingthe block and routing delay information from the routed design to give an accurateassessment of the behavior of the circuit under worst-case conditions.
•
Chapter 7
,“iMPACT Tutorial”explains how to program a device with a newlycreated design using the IMPACT configuration tool.
Search
Search History:
Searching...
Result 00 of 00
00 results for result for
  • p.
    • Notes
    Load more