Professional Documents
Culture Documents
Outline
- Amplifiers - Current mirrors - Current sources - Cascode and enhanced cascode techniques
A CMOS Amplifier
vin Vbias
2) Calculate small signal parameters (such as gm, ro) 3) Solve for small signal response using transistor hybrid- small signal model
- Small signal parameters determined from biasing - All independent sources are set to zero
vin
vgs
gmvgs
-gmbvs
ro
RD
vout
vs
RS
Thevenin/Norton Modeling
- Eliminates having to solve simultaneous equations! With practice, can calculate many circuit characteristics by inspection Note: we will assume unilateral behavior for two-ports This is valid for transistor circuits given the Hybrid- model on the previous slide
Linear Network
Vth computed as open circuit voltage at port nodes Ith computed as short circuit current across port nodes Zth computed as Vth/Ith
ZL
Zs Vin
No Independent Sources
Zout
GM
OR
Zs Vin V1 Zin AvV1 Zout ZL
current as a function of V1
Av
voltage as a function of V1
7
Block 2
Linear Network
Block 3
Linear Network
Vin
Va
Vb
Vc ZL
No Independent Sources
No Independent Sources
No Independent Sources
Vin
Zin GmVin
Zout
Va
Zin GmVa
Zout
Vb
Zin
GmVb
Zout
Vc ZL
gm
2 2|F| + VSB 1 ID
Use the Hybrid- model of transistor to calculate Thevenin resistances at each transistor node Key point: we dont need to do this every time we analyze a circuit
general use
gm
2 2|F| + VSB 1 ID
Thevenin Resistances
ID RG Rthg g d s
RD Rthd
1 ) gm+gmb
Approximation (gmb << gm, gmro >> 1) Rths RS Rthd= ro (1+gmRS) Rth = infinite g 1 + RD /ro Rth = gm s 1 gm
Thevenin resistances useful for many calculations It would be nice to replace Hybrid- model with Thevenin equivalent
10
gm
2 2|F| + VSB 1 ID
Thevenin Resistances
ID RG Rthg g d s
RD Rthd
1 ) gm+gmb
is
Rthd
Approximation (gmb << gm, gmro >> 1) Rths RS Rthd= ro (1+gmRS) Rthg= infinite 1 + RD /ro Rth = gm s 1 gm Exact Av= gmro = 1 gm gm+gmb
11
Perform small signal analysis by plugging in Thevenin model rather than Hybrid- model
is
Rthd
s RS vout
12
Since Av is approximately 1, we see that a source follower acts like a voltage buffer with overall gain < 1
RS
vout
is
Rthd
s RS vout
13
Rs
vout
Backgate effect is eliminated if we tie the bulk connection of the device to its source
- Causes g to be set to zero - For N-well process, this is only possible for PMOS
devices
14
Rs
vout
RG 1 gm
vg
vg
Rs
vout
P-well process: NMOS devices Triple well process: both NMOS and PMOS devices
15
Again plug in Thevenin model for transistor Reduction to two-port model achieved by lumping impact of middle stage of model into last stage
rather than is
Vin
M1 RG g Rths is d
vin
Rthg
vg
Avvg s RS
is
Rthd
RD
vout
16
Reduce to Two-Port
Calculation of Gm
RG
vg
Rthg
Gmvg
Rthd
RD
vout
M1 RG g Rths is d
vin
Rthg
vg
Avvg s RS
is
Rthd
RD
vout
17
Reduction to two-port is easy once we realize that dependent source Avvg is zero since vg = 0
RD Vout M1 RS Vin M1 g Rths is d
Rthg
vg
Avvg s RS vin
is
Rthd
RD
vout
18
Reduce to Two-Port
Rth
vg
Avvg s RS vin
is
Rthd
RD
vout
19
2is2
Rthd2
RD
vout
vin
Rthg1
vg1 Av1vg1 s1
1is1
Rthd1
General Model
RS
Allows elimination of Miller effect of Cgd1 Reduction to two-port will be done in several steps
20
2is2
Rthd2
RD
vout
vin
Rthg1
vg1
Gm1vg1
Rthd1
Calculation of Gm1 same as for common source amp To reduce further, note that
21
Gm1vg1
Rthd2
RD
vout
M1 RG g1
vin
Rthg1
vg1
22
Vbias
M4
Vo- Vo+ M1 M2
Vbias
M4
Rthd4= ro4
- Impact of M on amplifier is to simply present its drain impedance to the diff pair transistors (M and M ) - Impact of V and V can be evaluated separately and
1 2 in+ in-
then added (i.e., superposition) By symmetry, we need only determine impact of Vin+ Calculation of Vin- impact directly follows
24
Vo- Vo+ M1 M2
1is1
Rthd1
Rths2 2 is2
Rthd2
Vo- Vo+ M1 M2
ro4
Partition input signals into common-mode and differential components By superposition, we can add the results to determine the overall impact of the input signals
26
Differential Analysis
is1= is2 iR = 0 -Vid 2 Vid 2 R1 R2 -Vid 2 Vid 2
R1 Vid 2
R2
R1 VoM1
R2 Vo+ M2 -Vid 2
Vo- Vo+ M1 M2
Key observations
- Inputs are equal in magnitude but opposite in sign to each other - By linearity and symmetry, i must equal i
s1 s2
This implies iR is zero, so that voltage drop across ro4 is zero The sources of M1 and M2 are therefore at incremental ground and decoupled from each other!
27
Common-Mode Analysis
R1 Vic R2 Vic is2 ro4 is1= is2 iR = 2is1= 2is2 Vic is1
R1 VoM1
R2 Vo+ M2 Vic
2ro4
2ro4
Key observations
- Inputs are equal to each other - By linearity and symmetry, i must equal i This implies i = 2i = 2i - We can view r as two parallel resistors that have equal
s1 s2 R s1 s2 o4
current running through them Allows us to break up amplifier into two identical halfcircuits
28
M1
RS
But, in reality
29
vgs M1
gmvgs
-gmbvs
ro
1
gm
(gm+gmb) gm
RS
RS
vs
RS
Plug in Hybrid- to do the analysis Whenever you see this exception, you can simply use this result for small signal analysis (i.e., Hybrid- model not needed anymore)
30
M2
n1 g1
M1 d1
n2
n2
1 gm2
Rthg1
vg1
g m1vg1
Rthd1
Rthd1= ro1
Diode-Connected
Common Source
M2
M1
ro1
Offers increased output resistance Calculation straightforward using Thevenin resistance method
32
Vbias1
M2
M4
M1
Offers even higher output resistance Calculation straightforward using Thevenin resistance method
33
M3
M1
- Thevenin method cannot be applied due to source/gate - Output resistance comparable to cascode current source
Ibias
Ibias2
Iref M4
M3 M2 M1
Offers output resistance comparable to double cascode current source As with Wilson mirror, analysis is tricky due to source/gate coupling
- Must resort to Hybrid- model - Result (using R formula in the following slide)
thd
35
S
RB
Rths
M3
vgs4
gm4vgs4
-gmb4vs4
ro4
ro3
-gmb3vs3 vs3=0
gm3vgs3 vgs3
S
vs4 RB
Rths
36
Key aspects of small signal analysis can be done using Thevenin method
This amplifier is useful for extracting a current signal from a high impedance source
38
Conclusion
CMOS subcircuits form key building blocks for larger circuits (such as op-amps)
- Consists of amplifiers, current mirrors, current sources - Avoids having the solve simultaneous equations
Thevenin modeling can be used to quickly perform small-signal analysis of CMOS subcircuits Thevenin approach is limited to subcircuits that do not have coupling between source, drain, and/or gate
for such subcircuits Examples: diode-connected devices, enhancedcascode configuration
39