PCS 902S
PCS 902S
NR, the NR logo are either registered trademarks or trademarks of NR Electric Co., Ltd. No NR
trademarks may be used without written permission. NR products appearing in this document may
be covered by P.R. China and foreign patents. NR Electric Co., Ltd. reserves all rights and benefits
afforded under P.R. China and international copyright and patent laws in its products, including but
not limited to software, firmware and documentation. NR Engineering Co., Ltd. is licensed to use
this document as well as all intellectual property rights owned or held by NR Electric Co., Ltd,
including but not limited to copyright, rights in inventions, patents, know-how, trade secrets,
trademarks and trade names, service marks, design rights, database rights and rights in data, utility
models, domain names and all similar rights.
The information in this document is provided for informational use only and does not constitute a
legal contract between NR and any person or entity unless otherwise specified. Information in this
document is subject to change without prior notice.
To the extent required the products described herein meet applicable IEC and IEEE standards, but
no such assurance is given with respect to local codes and ordinances because they vary greatly.
Although every reasonable effort is made to present current and accurate information, this
document does not purport to cover all details or variations in equipment nor provide for every
possible contingency to be met in connection with installation, operation, or maintenance. Should
further information be desired or should particular problems arise which are not covered sufficiently
for your purposes, please do not hesitate to contact us.
Preface
Preface
The technical manual describes the protection, automation, control, and supervision functions of
PCS S series device for line distance protection, and contains operation principle descriptions, and
lists function blocks, logic diagrams, input and output signals, setting parameters and technical
data, sorted per function, as well as the hardware of the device. The manual can be used as a
technical reference during the engineering phase and during normal service. In addition, the
manual also includes a glossary that lists and defines technical terms used throughout the manual.
The intended use of manuals throughout the product lifecycle is shown in the figure below.
The datasheet (DS) contains describes the control, protection, measurement and supervision
functions with the information of relevant hardware for the device.
The selection guide (SLG) contains the explanation about the application option, the firmware
option, the software option, the hardware option and etc., and is instructive about how to order the
The technical manual (TM) contains operation principle descriptions, and lists function blocks,
logic diagrams, input and output signals, setting parameters and technical data, sorted per function.
The manual can be used as a technical reference during the engineering phase, installation and
commissioning phase, and during normal service.
The application manual (AM) contains application descriptions and instructions on how to
engineer the device using the configuration tool PCS-Studio. The manual can be used to find out
when and for what purpose a typical protection function can be used. The manual also recommends
a sequence for the engineering of protection, control, measurement and supervision functions, HMI
functions as well as communication engineering.
The communication protocol manual (CPM) describes the communication protocols supported
by the device. The manual concentrates on the vendor-specific implementations.
The operation and commissioning manual (OCM) contains instructions on how to operate and
commission the device. The manual describes how to identify disturbances and how to view
calculated and measured power grid data to determine the cause of a fault. The manual also
describes the process of testing the device in a substation which is not in service.
The installation and maintenance manual (IMM) contains instructions on how to install, maintain
and disposal the device. The manual provides procedures for mechanical and electrical installation,
lifecycle maintenance and repairing, and scrap disposal when decommissioning.
The cybersecurity manual (CM) describes the process for handling cyber security when
communicating with the device. Certification, Authorization with role-based access control, and
product engineering for cyber security related events are described and sorted by function. The
guideline can be used as a technical reference during the engineering phase, commissioning phase,
and during normal service.
The settings guide (STG) contains instructions on how to calculate the device's settings of various
functions (including the protection, automation, control, and supervision functions) according to the
different system parameters and fault conditions.
Safety Information
This manual is not a complete index of all safety measures required for operation of the equipment
(module or device). However, it comprises important information that must be followed for personal
safety, as well as to avoid material damage. Information is highlighted and illustrated as follows
according to the degree of danger:
Indicates that property damage can result if the measures specified are
not taken.
Contact with instrument terminals can cause electrical shock that can result
in injury or death.
Use of this equipment in a manner other than specified in this manual can
impair operator safety safeguards provided by this equipment.
Have only qualified personnel service this equipment. If you are not qualified
to service this equipment, you can injure yourself or others, or cause
equipment damage.
DO NOT look into the end of an optical cable connected to an optical output.
DO NOT connect power to the relay until you have completed these
procedures and receive instruction to apply power. Equipment damage can
result otherwise.
Document Conventions
⚫ The abbreviations and acronyms in this manual are explained in “Appendix A Glossary”. The
Glossary also contains definitions of important terms.
For example: refer to Figure 1.1-1, refer to Table 1.1-1, reference to Section 1.1
⚫ Binary input signals, binary output signals, analogues, LED lights, buttons, and other fixed
meanings, should be written in double quotes and bold.
Symbols
OR Gate Comparator
>=2
2-out-of-3 2 inputs
Logic Input
Timer
Primary Equipment
G M 52
Current Voltage
Earth Bus
transformer transformer
Basic
A, B, C L1, L2, L3 R, Y, B
AN, BN, CN L1N, L2N, L3N RN, YN, BN
ABC L123 RYB
U (voltage) V U
Example
Ia, Ib, Ic, I0 IL1, IL2, IL3, IN IR, IY, IB, IN
Ua, Ub, Uc VL1, VL2, VL3 UR, UY, UB
Uab, Ubc, Uca VL12, VL23, VL31 URY, UYB, UBR
U0, U1, U2 VN, V1, V2 UN, U1, U2
Warranty
NR can provide up to 10-year warranty for this product. For warranty details, please consult the
manufacturer or agent for more information.
Document Structure
This manual is a comprehensive work covering the theories of protection, control, supervision,
measurement, etc. and the structure & technical datas of relevant hardwares. Read the sections
that pertain to your application to gain valuable information about using the device. To concentrate
on the target sections of this manual as your job needs and responsibilities dictate. An overview of
each manual section and section topics follows.
1 Introduction
Introduces features, summarizes functions and applications of the device.
2 Technical Data
Lists device specifications, type tests, and ratings.
3 Protection Functions
Describes the function of various protection elements, gives detailed specifics on protection
scheme logic, provides the relevant logic diagrams.
4 Control Functions
Describes the logic for the control of up to 15 disconnectors and 2 circuit breakers, synchronism
check for manual closing and voltage selection logic for different application scenario.
5 Measurement
Provides information on viewing fundamental and rms metering quantities for voltages and currents,
as well as power and energy metering data.
6 Supervision
Describes self-supervision technique to help diagnose potential difficulties should these occur and
includes the list of status notification messages. Provides a troubleshooting chart for common
device operation problems.
7 System Functions
Describes how to perform fundamental operations such as clock synchronization, communicating
with the device, switching active setting group, checking relay status, reading event reports and
SER (Sequential Events Recorder) records.
8 Hardware
Describes the hardware structure, typical wiring and CT requirements of the device, and provides
general technical information on the plug-in modules, including pin or interface definition, view and
function description.
9 Settings
Provides a list of all settings and their ranges, unit, steps, defaults. The organization of the settings
is similar to the settings organization in the device and in the configuration tool (PCS-Studio).
Appendix A Glossary
Describes the abbreviations adopted in this manual.
1588
⚫ Add SV links
busbars)
settings
[IP_SyslogServer02], [IP_SyslogServer03],
[IP_SyslogServer04]
binary inputs
[VTS.t_DDO]
measurements
protection
discrepancy protection
overvoltage protection
[UB2.Syn.U2n], [CBx.25.Opt_ValidMode],
[Prot.CB2.Opt_CT_Measmt]
[MMTR.I2n]
logic
protection
protection
protection
processing
⚫ Update PMU
differential protection
Blocking)
[85.En_PilotOp_Ctrl_Send], [85.En_52b_Ctrl_Send]
[21L.PilotFwd.ZG.En_NeuDir_Blk],
⚫ Revise CT requirement
signals
Metering Settings
[Addr_RS485-2]
setting [Opt_DualNetMode_MMS]
Communication Settings
breakers
port
[Prot.CB2.I1n]
⚫ Update CT requirement
⚫ Delete PPM
Synchronization Settings
[En_103_TCP&UDP_Port]
protection
and [81Ri.Opt_Trp/Alm]
protection
[CBx.VoltSel.Opt_CBConfig]
R1.32 R1.42 2021-05-27 ⚫ Add the description about the summation current in
System Parameters
"in_blk"
operation
[25.U_LvChk]
protection
[CBx.VoltSel.Opt_CBConfig]
synchronization port
corresponding settings
[21L.LoadEnch.R_Set]
synchronization
Accuracy
Switchgear Control
differential protection
[B01.Opt_NetMode]
Settings
voltage/frequency/phase settings
selection
1 Introduction
1
Table of Contents
List of Figures
Figure 1.1-1 Typical application of single circuit breaker (single busbar)............................ 1-1
Figure 1.1-2 Typical application of single circuit breaker (double busbars) ........................ 1-1
Figure 1.1-4 Sampled analogue values from MU and conventional CT/VT .......................... 1-2
1.1 Application
PCS-902S protect overhead and underground lines, feeders, cables and series compensated lines
1
on all voltage levels with highest possible selectivity. The availability of various protection and
automation functions permits its utilization in all domains of line protection. The devices contain all
important auxiliary functions that are necessary today for safe network operation. This includes
control, measurement and monitoring functions. The large number of communication interfaces
and communication protocols satisfies the requirements of communication-based selective
protection and automation operation. Its modular structure permits line protection devices always
to be adapted flexibly to the individual requirements.
3CT 3CT
52 * * 52
3VT 3VT
CH1 CH1
PCS-902S Optical fibre channel or PLC channel PCS-902S
CH2 CH2
1VT 1VT
Communication channel via direct dedicated fibre, MUX or PLC
3CT 3CT
52
* * 52
1VT 1VT
CH1 CH1
PCS-902S Optical fibre channel or PLC channel PCS-902S
CH2 CH2
3VT 3VT
PCS-902S is a high-speed transmission line distance relay featuring single-pole & three-pole
tripping and reclosing with synchronism check. The device features extensive metering & data
recording including high-resolution data capture and reporting. PCS-902S features expanded
control equation programming for easy and flexible implementation of custom protection and
control schemes.
A simple and robust hardware design features efficient digital signal processing. Combined with
extensive self-testing, these features provide device reliability and enhance relay availability.
PCS-902S can be configured to support single circuit breaker application or double circuit breakers
application by PCS-Studio. If the device is applied to double circuit breakers mode, all protection
functions related to the number of circuit breaker will be affected.
52 52
1VT 1VT
*
*
1 3CT 3CT
3VT 3VT
CH1 CH1
52 52
PCS-902S Optical fibre channel or PLC channel PCS-902S
CH2 CH2
3CT 3CT
*
*
1VT Communication channel via direct dedicated fibre, MUX or PLC 1VT
1VT 1VT
52 52
The PCS-902S is widely adopted not only for conventional substations, but also for digital
substations. It supports IEC 61850 Editions 1 and 2 and provides GOOSE and SV network
interfaces with high real-time performance. The process level network supports peer-to-peer (P2P)
mode and networking mode, including single network mode and dual network mode. The station
level network could also receive and send MMS messages (such as interlocking signals) or process
level GOOSE messages (such as circuit breakers or disconnectors positions and trip signals).
The PCS-902S allow the use of digital quantities (SV sampled signals), conventional quantities
(wired analog signals) or mixed implementations in networking mode. Time synchronization is
available in the device by the external clock source.
Line 1 Line 2
52
MU
1VT
AC Module SV Module
PCS-902S
For the mixed mode, the digital quantities (SV sampled signals) is acquired 1
by CPU module and the conventional quantities (wired analog signals) is
acquired by analog input module. The sampling mode should be selected
according to the actual project application. If the mixed mode is selected,
SV sampled signals must adopt the networking mode, analog input module
must adopt 4CT/4VT (4 current inputs & 4 voltage inputs), and the external
clock source must be available. For voltage selection of the mixed mode,
the switched voltages must adopt the same sampling signal (SV sampled
signals or wired analog signals).
1.2 Functions
Busbar
3VT
52
*
85 21L 67P 67G 67Q 32R 49P 50DZ 46BC 62P D 50BF 37 PMU 59P
3CT
78 FL
81O 27P
81U 81R
Line
1 Protection
scheme
Pilot directional earth-fault
⚫ PTT, Blocking and Unblocking
protection
⚫ Current reversal logic
⚫ Up to 6 zones
each zone
each zone
characteristics
46BC Broken conductor protection sequence current (Ι2/Ι1) to detect the broken conductor.
circuit breaker
62PD Pole discrepancy protection
⚫ Optional auxiliary criterion (zero-sequence current
overcurrent element)
PMU Phasor measurement unit ⚫ Compatible with IEEE C37.118-2005, IEEE C37.118.1-
2014.
1
⚫ Single-ended impedance-based method
parallel lines
2 Control
⚫ Voltage selection
3 Synchrophasor measurement
⚫ Calculate synchronized phasors, including: Ua, Ub, Uc, U1, U2, U0, Ia, Ib, Ic, I1, I2, I0
⚫ Calculate analog values, including: active power (P), reactive power (Q), frequency,
ROCOF (df/dt)
⚫ Transmit binary status of the IED to PDC (Phasor Data Concentrator) according to IEEE
C37.118 standard
⚫ Realize high accurate measurement of the phasors and analogs according to the IEEE
C37.118.1-2011 and IEEE C37.118.1a-2014 standard.
4 Measurement
⚫ Energy metering (active and reactive energy are calculated in import respectively export
direction)
⚫ Power (Apparent/Real/Reactive)
⚫ Power factor
⚫ Frequency
1
⚫ Current, voltage and active/reactive power calibration
5 Recording
⚫ Event Recorder including 1024 disturbance records, 1024 binary events, 1024 supervision
events, 256 control logs and 1024 device logs.
6 Supervision
⚫ VT circuit supervision
⚫ CT circuit supervision
⚫ Self diagnostic
⚫ Circuit breaker supervision (contact travel time, interrupted current, trip counter, remaining life,
accumulated abrasion, etc.)
8 Communication interface
The device provides the menu "DbgPort Info" to display the status of the
debugging network port and the debugging serial port, and open or close
the ports.
9 Communication protocol
⚫ IEC 60870-5-103
⚫ DNP3.0
⚫ Modbus
10 Digital application
⚫ IEC 61850-9-2LE SV
11 Clock synchronization
⚫ IRIG-B: IRIG-B via serial port (RS-485 or TTL level) or BNC port (TTL level)
⚫ PPS: Pulse per second (PPS) via serial port (RS-485 or TTL level), BNC port (TTL level) or
binary input
⚫ IEEE 1588: Clock message based on IEEE 1588 via Ethernet network
⚫ SNTP: Unicast (point-to-point) & broadcast SNTP mode via Ethernet network
⚫ Clock messages: IEC 60870-5-103 protocol, Modbus protocol and DNP3.0 protocol
12 Cyber security
⚫ NERC CIP
⚫ IEC 62351
1
⚫ IEC 62443
⚫ IEEE 1686
13 User interface
⚫ Friendly HMI interface with LCD, easy-to-use keypad aids simple navigation and set-point
adjustment
⚫ Push buttons for open/close, switch for selection between local and remote control, and
user's login and logout authority management
⚫ Configuration tool—PCS-Studio
14 Miscellaneous
1.3 Highlights
⚫ Unified software & hardware platform, comprehensive power grid solutions of protection, control,
measurement and monitoring, easy to use and maintain.
⚫ High reliability and redundancy design for drive systems of the sampling circuit and the output
circuit ensure that the overall reliability of the device is high. Real-time sampling based on dual
AD can mutually check and detect the potential abnormality in the sampling circuit in time. The
control power supply of the output relay is independent with the control circuit of trigger signals,
which can prevent from undesired operation caused by the abnormality of drive circuit of output
relays.
⚫ Various function modules can satisfy various situations according to the different requirements
of users. Flexible and universal logic programming, user-defined configuration of BI/BOs,
buttons and LEDs and powerful analogue programming are supported.
⚫ Modularized hardware design makes the device be easily upgraded or repaired by a qualified
service person. It can be combined with different I/O modules, with online self-check and
monitoring function, and the device can be restored from abnormal operation only need to
replace a single abnormal module.
1 ⚫ Support memory check and error correction function, ensure high reliability and safety.
⚫ Fully compatible with IEC 61850 edition 1 & edition 2, support MMS service, IEC 62351
communication service, GOOSE communication in station level & process level, SV
communication with multi-sampling rate.
⚫ Fully complies with cyber security standards, including IEC62443, IEC62351, IEEE1686,
NERC-CIP, support role-based access control (RBAC), security audit, security encryption
communication and security tool, improve the cyber security capability of devices.
⚫ Powerful COMTRADE fault and disturbance recording function is supported. The whole
recording time is automatically configurable by the fault duration, which is convenient to fault
analysis and replay. The recording sample rate is up to 9.6kHz.
⚫ Settable secondary rated current (1A/5A) and settable voltage threshold of binary input
⚫ Support small size and large size LCD, control and multifunction button
⚫ Support flush mounting, semi-flush mounting, surface mounting, wall mounting and other
mounting methods.
⚫ Cross screw IO, CT/VT terminals can support AWG12 specification connector and 4mm2 lead
⚫ PCS-Studio is the configuration tool providing all the related functionality for PCS S series
devices. It ranges from device configuration to entire substation design of bay integration.
⚫ Support actual system phase sequence, either ABC or ACB, incorrect connection of actual
phase sequence can automatically be verified and relevant protection functions can be blocked.
⚫ Equipped with high-speed large capacity output relay, its operation speed is less than 1ms and
its break capacity is up to 10A. The real-time supervision for output drive circuit can detect the
abnormality in advance.
⚫ Support setup up to 40 users and allow each user to own different password and access
authority.
1.4 Features
⚫ Distance Protection
Distance protection adopts the half-wave algorithm, and its typical operation time is 12-
15ms.
The unique power swing blocking releasing logic can properly supervise distance
protection during power swing, which ensures distance protection to operate correctly for
internal faults during power swing, and prevents distance protection from mal-operation
during power swing.
Transmission Line
⚫ The distance protection based on the polarized voltage is suitable for series compensated lines,
its protection range is automatically adaptive according to the current and not affected by the
system infeed, which prevents distance protection from the overreaching.
⚫ The unique phase selector has the same protection zone as operation element. The phase
selection is automatically resulted according to the reliability of phase selector, so that to avoid
probable mistaken multi-phase selection by adopting overreaching phase selector.
⚫ The overcurrent protection is combined with harmonic blocking and cold load starting logic,
which can prevent from mal-operation affected by impulse current while the transformer is
initiated on no-load.
⚫ Selectable IEC, ANSI inverse-time characteristics curves that can be defined by users, and the
selection of inverse-time drop-off curve is supported.
⚫ Support single-ended impedance-based fault location, mutual compensation for parallel lines
arrangement is also available.
⚫ Both dedicated fiber channel and multiplexing fiber channel are supported, and single mode
and multi-mode channel combination operation mode is enabled. Communication rate supports
64kbit/s and 2Mbit/s, and communication protocol supports C37.94 and G.703.
2 Technical Data
Table of Contents
2.11.7 Frequency and ROCOF Measurement under Frequency Ramp ..................................... 2-19
Linear to 0.05In~40In
Thermal withstand
-continuously 4In
-for 1s 100In
Linear to 1V~300V
IEC 61000-4-29:2000
18~72Vdc 88~300Vdc
IEC 60255-26:2013
Permissible AC ripple voltage
≤15% of the nominal auxiliary voltage
0.004W @ 24Vdc
0.015W @ 48Vdc
Additional for each energized
0.080W @ 110Vdc
binary input (common negative
0.106W @ 125Vdc
supply)
0.320W @ 220Vdc
Additional for each binary
Burden 0.410W @ 250Vdc
input (BI) module
0.014W @24Vdc
0.031W @48Vdc
Additional for each energized
0.096W @110Vdc
binary input (independent negative
0.115W @125Vdc
supply)
0.270W @220Vdc
0.330W @250Vdc
IEC 61000-4-11:2017
Permissible voltage range
IEC 61000-4-29:2000
80~275Vac
IEC 60255-26:2013
Permissible AC ripple voltage
≤15% of the nominal auxiliary voltage
0.004W @ 24Vdc
0.015W @ 48Vdc
Additional for each energized
0.080W @ 110Vdc
binary input (common negative
0.106W @ 125Vdc
supply)
0.320W @ 220Vdc
Additional for each binary
Burden 0.410W @ 250Vdc
input (BI) module
0.014W @24Vdc
0.031W @48Vdc
Additional for each energized
0.096W @110Vdc
binary input (independent negative
0.115W @125Vdc
supply)
0.270W @220Vdc
0.330W @250Vdc
Up to 84 (6U, 1/2 × 19'', ring ferrule), 105 (6U, 1/2 × 19'', pin ferrule),
2 Number 259 (6U, 1/1 × 19'', ring ferrule) or 329 (6U, 1/1 × 19'', pin ferrule) binary
Up to 84 (6U, 1/2 × 19'', ring ferrule), 105 (6U, 1/2 × 19'', pin ferrule),
Number 259 (6U, 1/1 × 19'', ring ferrule) or 329 (6U, 1/1 × 19'', pin ferrule) binary
Up to 84 (6U, 1/2 × 19'', ring ferrule), 105 (6U, 1/2 × 19'', pin ferrule),
Number 259 (6U, 1/1 × 19'', ring ferrule) or 329 (6U, 1/1 × 19'', pin ferrule) binary
Number (6U, 1/1 × 19'', ring ferrule) or 149 (6U, 1/1 × 19'', pin ferrule) binary
Up to 48 (6U, 1/2 × 19'', ring ferrule), 51 (6U, 1/2 × 19'', pin ferrule), 139
Number (6U, 1/1 × 19'', ring ferrule) or 149 (6U, 1/1 × 19'', pin ferrule) binary
Up to 48 (6U, 1/2 × 19'', ring ferrule), 51 (6U, 1/2 × 19'', pin ferrule), 139
Number (6U, 1/1 × 19'', ring ferrule) or 149 (6U, 1/1 × 19'', pin ferrule) binary
Tripping/signaling contact
0.5A@48Vdc
0.35A@110Vdc
0.20A@220Vdc
0.15A@250Vdc
0.5A@48Vdc
0.35A@110Vdc
Cyclic capacity (2.5 cycle/second,
0.30A@125Vdc
L/R=40ms)
0.20A@220Vdc
0.15A@250Vdc
30A@3s
Short duration current
50A@1s
Up to 44 (6U, 1/2 × 19'', ring ferrule), 56 (6U, 1/2 × 19'', pin ferrule), 135
Number (6U, 1/1 × 19'', ring ferrule) or 175 (6U, 1/1 × 19'', pin ferrule) binary
10A@48V
10A@110V
Breaking capacity (L/R=40ms)
10A@125V
10A@250V 2
10A@48V L/R=40ms
Cyclic capacity (4cycles in 1 second,
10A@110V L/R=40ms
followed by 2 minutes idle for thermal
10A@125V L/R=40ms
dissipation)
10A@250V L/R=20ms
30A@3s
Short duration current
50A@1s
Protection Class
IP52
Front side IP54 (valid for surface mounting mode of 6U, 1/2 × 19'' case with sealing
strip)
Pollution degree Ⅱ
Altitude <3000m
Max. capacity 32
Connector type LC
Connector type LC
Connector type ST or FC
Type RS-232
Isolation 500Vdc
Accuracy 0.2μs
Isolation 500Vdc
Accuracy 0.2μs
Overvoltage category Ⅲ
IEC 60255-26:2013
Frequency sweep
Radiated amplitude-modulated
Spot frequency
Radiated amplitude-modulated
IEC 60255-26:2013
Fast transient disturbance tests Power supply, I/O, Earth: class Ⅳ, 4kV, 5kHz, 5/50ns
IEC 60255-26:2013
Surge immunity test
Power supply, AC input, I/O port: class Ⅳ, 1.2/50μs
IEC 60255-26:2013
Power supply, AC, I/O, Comm. Terminal: Class Ⅲ, 10V (rms), 150
Conducted RF electromagnetic
2 disturbance
kHz~80MHz
Spot frequency
IEC 61000-4-9:2016
Pulse magnetic field immunity
class Ⅴ, 6.4/16μs, 1000A/m for 3s
IEC 60255-26:2013
Conducted emission 0.15MHz~0.50MHz: 79dB (μV) quasi peak, 66dB (μV) average
IEC 60255-26:2013
peak @3m
Above 1GHz
3GHz~6GHz: 60dB (μV/m) average, 80dB (μV/m)
peak @3m
Voltage dips: Up to 200ms for dips to 40% of rated voltage without reset
(typical configuration)
2.6 Certifications 2
⚫ ISO9001:2015
⚫ ISO14001:2015
⚫ ISO45001:2018
⚫ ISO/IEC27001:2013
⚫ CMMI L5
⚫ RoHS: 2011/65/EU, IEC 62321-4:2013, IEC 62321-5:2013, IEC 62321-6:2015, IEC 62321-7-
1:2015, IEC 62321-7-2:2017
Type Resolution
2.8 Terminals
±0.2° at 0.2×In<I<4.0×In
Phase range 0°~360°
±0.5° at 0.1×In<I<0.2×In
±0.7% of I at 0.1×In<I<0.2×In
±0.2% of I at 0.5×In<I<4.0×In
External time synchronization IRIG-B (200-98), PPS, IEEE 1588 or SNTP protocol
Single harmonic distortion <0.2% (THD) Fs>20 0.005Hz (1% each harmonic up to 50th)
Single harmonic distortion <0.2% (THD) Fs>20 0.4Hz/s (1% each harmonic up to 50th)
Single harmonic distortion <0.2% (THD) Fs>20 0.025Hz (10% each harmonic up to 50th)
Single harmonic distortion <0.2% (THD) Fs>20 6Hz/s (10% each harmonic up to 50th)
2.11.5.1 P Class
2.11.5.2 M Class
TVE Limit
Test Signal
Ramp Rate PMU Class Ramp Range Max TVE
P class ±2Hz 1%
Linear frequency ramp ±1.0Hz/s
M class Less of ±(Fs/5) or ±5Hz 1%
2.11.7.1 P class
2.11.7.2 M class
2.11.8.1 P class
Step Change Specification Response Time (s) |Delay time| (s) Max Overshoot/ Undershoot
2.11.8.2 M class
Step Change Specification Response Time (s) |Delay time| (s) Max Overshoot/ Undershoot
2.11.9.1 P Class
2 2.11.9.2 M Class
P class 2/Fs
M class 7/Fs
Item Data
≤5% (SIR≤30) 2
Transient overreaching
≤10% (SIR≥30)
Operating time accuracy (Definite- ≤1%×Setting or 40ms (at 2 times current setting)
time characteristics)
Operating time accuracy ≤1%×Setting or 35ms (at 1.1 times voltage setting)
Operating time accuracy ≤1%×Setting or 35ms (at 1.1 times voltage setting) 2
Dropout time accuracy ≤1%×Setting or 30ms
Operating time accuracy ≤1%×Setting or 25ms (at 0.5 times current setting)
Single-ended impedance-based For multi-phase faults: < ±2.5% (Tolerance will be higher in case of
2.13.2 SV
3 Protection Functions
Table of Contents
List of Figures
Figure 3.7-1 Direct optical link up to 2km with 850nm .......................................................... 3-16 3
Figure 3.7-2 Direct optical link up to 60km with 1310nm or up to 120km with 1550nm .... 3-17
Figure 3.7-3 Connect to a communication network via communication convertor .......... 3-17
Figure 3.8-16 Weak infeed echo logic without pickup .......................................................... 3-40
Figure 3.8-17 Weak infeed trip logic without pickup ............................................................. 3-41
Figure 3.9-1 Logic of enabling pilot directional earth-fault protection ............................... 3-46
Figure 3.9-7 Logic of pilot directional earth-fault protection (Unblocking) ........................ 3-51
Figure 3.11-10 Phase-to-ground operating characteristics for forward fault ..................... 3-66
Figure 3.11-11 Phase-to-phase operating characteristics for forward fault ....................... 3-67
Figure 3.11-16 Zero-sequence mutual inductance for double-circuit lines ........................ 3-69
Figure 3.13-19 Logic of faulty phase selection for AG fault ................................................. 3-74
Figure 3.13-21 Logic of faulty phase selection for ACG fault............................................... 3-75 3
Figure 3.13-22 Logic of faulty phase selection for AB fault and ABC fault ........................ 3-76
Figure 3.11-20 Logic of enabling short time delay (i=2~6) .................................................... 3-79
Figure 3.11-26 Logic of distance protection operating (zone i, i=2~6) ................................ 3-84
Figure 3.12-4 Equivalent circuit of internal fault in series compensated line .................... 3-94
Figure 3.12-6 Zone 1 overreaching during external fault in forward direction ................... 3-96
Figure 3.13-3 Variation curve of oscillation center voltage (Acceleration) ....................... 3-100
Figure 3.13-4 Variation curve of oscillation center voltage (Deceleration) ....................... 3-100
Figure 3.13-5 The variation rule of oscillation center voltage ............................................ 3-101
Figure 3.13-6 Vector diagram of the oscillation center voltage ......................................... 3-101
Figure 3.14-5 Logic of distance SOTF protection by 1-pole or 3-pole AR (i=2~4)............ 3-108
Figure 3.15-5 Logic of forward and reverse direction element .......................................... 3-115
Figure 3.15-7 Definite-time operating curve of phase overcurrent protection ................. 3-117
Figure 3.15-8 Inverse-time operating curve of phase overcurrent protection ................. 3-118
Figure 3.15-9 Definite-time dropout characteristics of phase overcurrent protection .... 3-119
Figure 3.15-10 Inverse-time dropout curve of phase overcurrent protection .................. 3-120
Figure 3.17-5 Logic of forward and reverse direction element .......................................... 3-134
Figure 3.17-7 Definite-time operating curve of earth fault protection ............................... 3-136
Figure 3.17-9 Definite-time dropout characteristics of earth fault protection .................. 3-138
Figure 3.17-10 Inverse-time dropout curve of earth fault protection ................................ 3-139
Figure 3.19-5 Logic of forward and reverse direction element .......................................... 3-150
Figure 3.20-4 Inverse-time operating curve of phase overvoltage protection ................. 3-163
Figure 3.20-5 Definite-time dropout characteristics of phase overvoltage protection ... 3-164
Figure 3.21-3 Definite-time operating curve of residual overvoltage protection ............. 3-169
Figure 3.23-3 Definite-time operating curve of phase undervoltage protection .............. 3-178
Figure 3.23-4 Inverse-time operating curve of phase undervoltage protection ............... 3-178
3 Figure 3.23-5 Definite-time dropout characteristics of phase undervoltage protection . 3-179
Figure 3.26-3 Definite-time operating curve of frequency rate-of-change protection ..... 3-190
Figure 3.27-3 Definite-time operating curve of reverse power protection ........................ 3-194
Figure 3.30-2 Breaker failure initiating logic by internal tripping ...................................... 3-210
Figure 3.38-3 Logic of synchronism check mode selection for AR................................... 3-239
Figure 3.41-1 Schematic diagram of mutual coupling for parallel lines ........................... 3-263
Figure 3.41-3 Equivalent circuit of single-phase fault with fault resistance .................... 3-265
List of Tables
Table 3.9-2 Output signals of pilot directional earth-fault protection ................................. 3-54
Table 3.18-1 Input signals of residual current SOTF protection ........................................ 3-146
Table 3.18-2 Output signals of residual current SOTF protection ..................................... 3-146
3 Table 3.18-3 Settings of residual current SOTF protection ................................................ 3-147
Three-phase current element is responsible for pre-processing the sampled value of three-phases
currents and calculating sequence components, amplitudes and phase angles of three phase
currents, etc. All calculated information of three-phase current element is used for protection logic
calculation.
When any phase current is greater than 0.04In, the input current signals are valid and the valid
signal will be used by programmable logic application. CT circuit supervision of three-phase current
is carried out to detect whether CT circuit fails, which can refer to section 3.40 for details.
TCUR3P TCUR3P
Prot.CBx.Ia_Sec Prot.Ia_Sec
Prot.CBx.Ib_Sec Prot.Ib_Sec
Prot.CBx.Ic_Sec Prot.Ic_Sec
Prot.CBx.I1_Sec Prot.I1_Sec
Prot.CBx.I2_Sec Prot.I2_Sec
Prot.CBx.3I0_Cal_Sec Prot.3I0_Cal_Sec
Prot.CBx.Ang(Ia-Ib) Prot.Ang(Ia-Ib)
Prot.CBx.Ang(Ib-Ic) Prot.Ang(Ib-Ic)
Prot.CBx.Ang(Ic-Ia) Prot.Ang(Ic-Ia)
Prot.CBx.Ang(Ia) Prot.Ang(Ia)
Prot.CBx.Ang(Ib) Prot.Ang(Ib)
Prot.CBx.Ang(Ic) Prot.Ang(Ic)
Prot.CBx.Ang(3I0_Cal) Prot.Ang(3I0_Cal)
Prot.CBx.Flg_OnLoad Prot.Flg_OnLoad
3 4 Prot.CBx.I1_Sec
The amplitude of positive-sequence current corresponding to circuit breaker
No.x (secondary value)
The amplitude of negative-sequence current corresponding to circuit breaker
5 Prot.CBx.I2_Sec
No.x (secondary value)
The amplitude of calculated residual current corresponding to circuit breaker
6 Prot.CBx.3I0_Cal_Sec
No.x (secondary value)
Phase angle between phase-A and phase-B currents corresponding to circuit
7 Prot.CBx.Ang(Ia-Ib)
breaker No.x
Phase angle between phase-B and phase-C currents corresponding to circuit
8 Prot.CBx.Ang(Ib-Ic)
breaker No.x
Phase angle between phase-C and phase-A currents corresponding to circuit
9 Prot.CBx.Ang(Ic-Ia)
breaker No.x
10 Prot.CBx.Ang(Ia) Phase angle of phase-A current corresponding to circuit breaker No.x
11 Prot.CBx.Ang(Ib) Phase angle of phase-B current corresponding to circuit breaker No.x
12 Prot.CBx.Ang(Ic) Phase angle of phase-C current corresponding to circuit breaker No.x
Phase angle of calculated residual current corresponding to circuit breaker
13 Prot.CBx.Ang(3I0_Cal)
No.x
14 Prot.CBx.Flg_OnLoad Any phase current corresponding to circuit breaker No.x is greater than 0.04In
15 Ia_Sec The amplitude of phase-A current (secondary value)
16 Ib_Sec The amplitude of phase-B current (secondary value)
17 Ic_Sec The amplitude of phase-C current (secondary value)
18 I1_Sec The amplitude of positive-sequence current (secondary value)
19 I2_Sec The amplitude of negative-sequence current (secondary value)
20 3I0_Cal_Sec The amplitude of calculated residual current (secondary value)
21 Ang(Ia-Ib) Phase angle between phase-A and phase-B currents
22 Ang(Ib-Ic) Phase angle between phase-B and phase-C currents
23 Ang(Ic-Ia) Phase angle between phase-C and phase-A currents
24 Ang(Ia) Phase angle of phase-A current
25 Ang(Ib) Phase angle of phase-B current
26 Ang(Ic) Phase angle of phase-C current
27 Ang(3I0_Cal) Phase angle of calculated residual current
28 Flg_OnLoad Any phase current is greater than 0.04In
Three-phase voltage element is responsible for pre-processing the sampled value of three-phases
voltages and calculating sequence components, amplitudes and phases of three phase voltages,
etc. All calculated information of three-phase voltage element is used for the protection logic
calculation.
VT circuit supervision of three-phase voltage is carried out to detect whether VT circuit fails, which
can refer to section 3.39 for details.
TVOL3P
Prot.BI_En_VT Prot.Ua_Sec
Prot.Ub_Sec
Prot.Uc_Sec
Prot.U1_Sec
Prot.U2_Sec
Prot.3U0_Cal_Sec
Prot.Ang(Ua-Ub)
Prot.Ang(Ub-Uc)
Prot.Ang(Uc-Ua)
Prot.Ang(Ua)
Prot.Ang(Ub)
Prot.Ang(Uc)
Prot.Ang(3U0_Cal)
Prot.Ang(U1)
Prot.Ang(U2)
Single-phase current element is responsible for pre-processing residual current from parallel line
and calculates the magnitude and the phase angle, etc. All calculated information of single-phase
current element is used to accurately locate the fault for parallel lines arrangement.
TCUR1P
3I0Adj.3I0_Ext_Sec
3I0Adj.Ang(3I0_Ext)
3I0Adj.Flg_OnLoad
The device performs various protection functions by respective algorithms with the information
(currents and voltages) acquired from primary system through current transformer and voltage
transformer, so it is important to configure analogue input channels correctly.
Further to correct configuration of analogue input channels, other protected system information,
such as the parameters of voltage transformer and current transformer are also required.
The device is suitable for one-and-half circuit breakers arrangement, the summation current from
double circuit breakers is used to participate logic calculation. The summation current can be
fulfilled through secondary circuit outside the device if the ratio of dual CTs is the same, and the
device needs to be set as single circuit breaker mode. Furthermore, the summation current can
also be fulfilled inside the device by connecting the tow currents to the device, and the device
should be set as double circuit breakers mode. If the ratio of dual CTs is different, the CT ratio of
the first current circuit is fixed as the basis for current transformation.
The device generally considers transmission line as its protected object, current flows from busbar
to line is considered as the forward direction.
The device uses a sampling rate of 24 samples per cycle, and the amplitudes of voltage and current
are calculated through Fourier filter algorithm. The data window is 1 cycle, and the actual amplitude
can be achieved when the cycle is expired. Two cycles of pre-fault voltage are memorized when
three-phase voltage drops suddenly due to a close up symmetrical solid fault.
3.4.2 Settings
Table 3.4-1 System settings
The status of circuit breaker (CB) position is applied for protection and control functions in this
device, such as, SOTF protection, auto-reclose and VT circuit supervision, etc. The status of CB
position can be applied as input signals for other features configured by user.
The signal reflecting CB position is acquired via the binary input with settable delay pickup and
drop-off, and forms digital signal used by protection functions. CB position can reflect the status of
each phase by means of phase-segregated inputs.
In order to prevent that incorrect status of CB position is input into the device via binary input, the
appropriate monitor method is used to check the rationality of the binary input. When the binary
input of CB open position is detected, the status of CB position will be supposed as incorrect and
an alarm [Alm_52b] will be issued if there is current detected in the line.
Together with the status of circuit breaker and the information of external circuit, this function can
be used to supervise control circuit of circuit breaker.
External manual closing binary input (ManCls) is only used for SOTF logic application, the control
of circuit breaker (CB) closing or opening should refer to Section 4.1.
CB Position Supervision
CBx.52b_PhA CBx.Alm_52b
CBx.52b_PhB
CBx.52b_PhC
CBx.ManCls
CBx.Test
CBx.52a CBx.Alm_52b
CBx.52b CBx.TCCS.Alm
CBx.TCCS.Input
CBx.ManCls
CBx.Test
Trip&closing circuit supervision (TCCS) will be disabled automatically when it is used for phase-
segregated circuit breaker. x=1 or 2
3.5.4 Logic
BI [CBx.52a] >=1
>=1
BI [CBx.52b] 10s 10s CBx.TCCS.Alm
BI [CBx.TCCS.Input]
BI CBx.52b_PhA >=1
&
&
BI CBx.52b_PhB >=1
& &
>=1
10s 10s CBx.Alm_52b
BI CBx.52b_PhC >=1 >=1
&
BI CBx.52b
&
SIG CBx.Ia>I_Line
& >=1
SIG CBx.Ib>I_Line
&
SIG CBx.Ic>I_Line
BI [CB1.52b_PhA] >=1
&
52b_PhA
BI [CB1.52b_PhB] >=1
BI [CB1.52b_PhC]
>=1
BI [CB1.52b]
BI [CB1.Test]
&
52b_PhB
BI [CB2.52b_PhA] >=1 3
BI [CB2.52b_PhB] >=1
BI [CB2.52b_PhC]
&
>=1 52b_PhC
BI [CB2.52b]
BI [CB2.Test]
x=1 or 2
I_Line is threshold value used to determine whether line is on-load or no-load. Default value 0.04In.
If there is any single phase tripping or breaker status [52b_Phx]=1 (x can be A, B or C) and
corresponding phase current is smaller than 0.04In, then single pole open state is confirmed by the
device.
If there is three pole tripping or breaker status of three phases are all open and three phase currents
are all smaller than 0.04In, then three pole open state is confirmed by the device.
>=1
3 SIG Trp A S
SET
Q &
50ms 0ms
Pole A open
SIG Ia<I_Line
>=1
SET
SIG Trp B S Q & Pole B open
50ms 0ms
R CLR Q
SIG Ib<I_Line
>=1
SET
SIG Trp C S Q & Pole C open
50ms 0ms
R CLR Q
SIG Ic<I_Line
Where:
TrpA, TrpB and TrpC are the tripping signals of the device.
Fault detector is responsible to determine the fault appearance on the protected power system.
The device will switch to protection calculation after the fault detector picks up, for example the
calculation of distance protection, and to determine the operating logic. If the fault is within the
protected zone, the device will issue tripping command.
The current amplitude is calculated based on the injected analogue quantities. The fault detector
continuously detects the change of phase-to-phase power frequency current and the calculated
zero-sequence and negative-sequence currents. The fault detector includes:
1. Fault detector based on DPFC current: DPFC current is greater than the setting value
2. Fault detector based on zero-sequence current: Zero-sequence current is greater than the setting
value
If any of the above conditions is satisfied, the fault detector will operate to start protection
calculation. The fault detectors based on DPFC current and zero-sequence current are always
enabled, and fault detector based on negative-sequence current could be enabled or disabled by
the setting. Pilot distance protection, pilot directional earth-fault protection, distance protection and
DPFC distance protection are controlled by these fault detector.
DPFC phase-to-phase current is obtained by subtracting the phase-to-phase current from that of a
cycle before. 3
I(k-24) is the value of the sampling point before a cycle, 24 is the sampling points cycle.
200
100
-100
-200
0 20 40 60 80 100 120
Original Current
100
50
-50
-100
0 20 40 60 80 100 120
DPFC current
From above figures, it is concluded that DPFC can reflect the sudden change of current at the initial
stage of a fault and has a perfect performance of fault detection. It is used to determine whether
this pickup condition is met according to Equation 3.6-1.
For multi-phase short-circuit fault, DPFC phase-to-phase current has high sensitivity to ensure the
pickup of protection device. For usual single phase to earth fault, it also has sufficient sensitivity to
pick up except the earth fault with very large fault resistance. Under this condition, DPFC current
may be very small and the sensitivity is reduced, however, zero-sequence current is used to
remedy the reduction of the sensitivity.
This element adopts adaptive floating threshold varied with the change of load current continuously.
The change of load current is small and steady under normal or power swing condition, the adaptive
floating threshold with the ΔISet is higher than the change of current under these conditions and
hence maintains the element stability.
Where:
ΔIΦΦMAX: The maximum half-wave integration value of phase-to-phase current (ΦΦ=AB, BC, CA)
The coefficient, 1.25, is an empirical value which ensures that the threshold is always higher than
3 the unbalance current of the system.
If operation condition are satisfied, the fault detector based on DPFC current will operate. The
pickup signal will maintain 5s after the fault detector based on DPFC current drops off.
The operation condition will be satisfied when zero-sequence current (3I0) is greater than the
setting [FD.ROC.3I0_Set]. The fault detector based on zero-sequence current is always in service.
If operation condition are satisfied, the fault detector based on zero-sequence current will operate.
The pickup signal will maintain 5s after the fault detector based on zero-sequence current drops
off. (3I0: zero-sequence current is calculated from the vector sum of Ia, Ib and Ic)
The operation condition will be satisfied when negative-sequence current (I2) is greater than the
setting [FD.NOC.I2_Set]. It can be enabled or disabled by the setting [FD.NOC.En].
If operation condition are satisfied, the fault detector based on negative-sequence current will
operate. The pickup signal will maintain 5s after the fault detector based on negative-sequence
current drops off.
FD
FD.Pkp
FD.DPFC.Pkp
FD.ROC.Pkp
FD.NOC.Pkp
Alm_Pkp_FD
3.6.4 Logic
3
ΔIbc=Δ(Ib-Ic)
ΔIca=Δ(Ic-Ia)
SIG Ic ΔIca>[FD.DPFC.I_Set] >=1
0s 5s FD.Pkp
Calculate negative-
sequence current: I2
I2>[FD.NOC.I2_Set] &
FD.NOC.Pkp
EN FD.NOC.En
3.6.5 Settings
Table 3.6-2 Settings of fault detector
The devices can transmit Boolean quantities such as blocking signal, permissive signal and transfer
trip signal to the remote end via optical fibre channel. Up to 2 optical fibre channels are supported,
which can be dedicated optical fibre channel or multiplex channel, the channel mode could be
selected as single-mode or multi-mode. The communication rate can be 64kbits/s or 2048kbits/s,
8 digital bits are integrated in each frame of transmission message for various applications, and 8
binary signals are configurable. Each received message frame via fibre optical channel will pass
through security check to ensure the integrity of the message consistently. The communication
channel can be configured as single channel mode or as dual channels mode. (FOx, x can be 1 or
2) according to the optical pilot channel module selected.
3 The device can adopt dedicated optical fibre channel or multiplex channel. The dedicated fibre channel
is usually recommended unless the received power does not meet the requirement if the transmission
line is too long. The channel connections with two kinds of communication rate, 64kbits/s or 2048kbits/s,
via dedicated optical fibre channel is shown in Figure 3.7-1and Figure 3.7-2. Two fibre cores of optical
cable are dedicated to current differential protection. For dual fibre optical channels application, two fibre
cores of optical cable are normally in service, and all data are exchanged via the other healthy core if
one core is failed.
TX RX
IED1 IED2
RX TX
ST connectors ST connectors
TX RX
RX TX
IED1 IED2
TX RX
RX TX
TX RX
IED1 IED2
RX TX
FC connectors FC connectors
RX TX
IED1 IED2
TX RX
RX TX
Figure 3.7-2 Direct optical link up to 60km with 1310nm or up to 120km with 1550nm
The channel connections with two kinds of communication rate, 64kbits/s or 2048kbits/s, via single
channel or multiplex channel is shown in Figure 3.7-3, Figure 3.7-4 and Figure 3.7-5.
Communication convertor
E Interface
TX RX Link to
IED1 communicate
RX TX device
O
ST connectors ST connectors
TX RX E
Interface
RX TX Link to
IED1 communicate
TX RX device
RX TX O
MUX-64
E Interface
TX RX Link to
IED1 communicate
RX TX device
O
ST connectors ST connectors
TX RX E
Interface
RX TX Link to
IED1 communicate
TX RX device
RX TX O
MUX-2M
E Interface
TX RX Link to
IED1 communicate
RX TX device
O
ST connectors ST connectors
TX RX E
Interface
RX TX Link to
IED1 communicate
TX RX device
RX TX O
The device transmits and receives messages based on respective clocks, which are called transmit
clock (i.e. clock TX) and receive clock (i.e. clock RX) respectively. Clock RX is fixed to be extracted from
message frame, which can ensure no slip frame and no error message received. Clock TX has two
options: 3
1. Use internal crystal clock, which is called internal clock. (master clock)
Depend on the clock used by the device at both ends, there are three modes.
1. Master-master mode
2. Slave-slave mode
3. Master-slave mode
One of them uses internal clock, the other uses external clock
The logic setting [FOx.Opt_ClkSrc] is used to select the communication clock. The internal clock is
enabled automatically when the logic setting [FOx.Opt_ClkSrc] is set as "Int". Contrarily, the external
clock is enabled automatically when the logic setting [FOx.Opt_ClkSrc] is set to "Ext".
If the device uses multiplex PCM channel, logic setting [FOx.Opt_ClkSrc] at both ends should be
set as "Ext" (Mode 2). If the device uses dedicated optical fibre channel, clock Mode 1 and Mode
3 can be used. Mode 1 is recommended in considering simplification to user, i.e. logic setting
[FOx.Opt_ClkSrc] at both ends should be set as "Int".
In order to ensure reliability of the device when digital communication channel is applied, settings
[FO.LocID] and [FO.RmtID] are provided as identity code to distinguish uniquely the device at remote
end using same channel.
Under normal conditions, the identity code of the device at local end should be different with that at
remote end. In addition, it is recommended that the identity code of all devices, i.e., the setting
[FO.LocID], should be unique in the system. The setting range is from 0 to 65535. Only for loop test,
they are set as the same.
The setting [FO.LocID] of the device at an end should be as same as the setting [FO.RmtID] of the
device at opposite end and the greater [FO.LocID] between them is chosen as the master end for
sampling synchronism, the smaller [FO.LocID] is the slave end. If the setting [FO.LocID] is set as
same as the setting [FO.RmtID], that means the device in loopback testing mode.
The setting [FO.LocID] is packaged in the message frame and transmitted to the remote end. When
the received [FO.LocID] by local device from the device at remote end is same to the setting
[FO.RmtID] of local device, the received message from the remote end is valid, and data
information involved in message is considered in protection calculation. When these settings are
not matched, the message is considered as invalid and data information involved in message is
ignored, corresponding alarms will be issued.
It shows the starting time of the channel status statistics of the device at local end.
It shows the calculated communication channel time delay of the device at local end now (unit: us).
The calculation is based on the assumption that the sending and receiving channel paths are same.
The device measures propagation delay of communication channel based on the below principle.
Side S transmits a frame of message to side M, and meanwhile records the transmitting time "tss"
on the basis of clock on side S. When side M receives the message, it will record receiving time
"tmr" of the message with its own clock, and return a frame of message to side S at next fixed
transmitting time, meanwhile data of "tms-tmr" is included in the frame of message. Side S will
receive the message from side M at the time "tsr" and obtain the data of "tms-tmr".
Therefore, the propagation delay of the channel "Td" is obtained through calculation:
(tsr − t ss ) − (tms − t mr )
Td =
2
By using the above calculated "Td", the device automatically compensate time synchronization of
sampling data at each end and transmission time lag.
T1
tmr tms
Td T2
"M" 3
It shows the difference between the time when the receiving end receives the data frame and the
time when the transmitting end transmits the data frame based on the same external clock source.
It shows the total number of the error frames of the device at local end from starting time of channel
statistics until now. Error frame means that this frame fails in CRC check.
It shows the total number of abnormal messages of the device at local end from starting time of
channel statistics until now.
It shows the total number of the lost frames of the device at local end from starting time of channel
statistics until now.
8. FOx.N_RmtAbnor (total number of abnormal messages from the remote end of channel x)
It shows the total number of abnormal messages received from the remote end from starting time
of channel statistics until now.
It shows the total number of serious error frame seconds of the device at local end from starting
time of the channel statistics until now.
It shows the total number of loss synchronous of the device at local end from starting time of the
channel statistics until now.
FOx
FOx.Enable FOx.On
FOx.Sendi FOx.Recvi
FOx.Alm
FOx.Alm_ID
3.7.4 Logic
SIG FOx.Alm_ID
i can be 1~8
SIG FOx.Alm_ID
&
SIG FOx.Alm_NoValFram FOx.Alm
EN FOx.Alm_Connect
3.7.5 Settings
3
Table 3.7-3 Settings of optical pilot channel
64
FO.BaudRate kbps 2048 Baud rate of optical pilot channel
2048
G.703
FO.Protocol C37.94 It is used to select protocol type, G.703 or C37.94
C37.94
The instant distance protection with underreaching setting is impossible to isolate the fault at the
remote end of the line, while distance protection with overreaching setting needs a time delay to
cooperate with downstream protection to maintain discrimination. Pilot distance protection that
exchanges distance protection information at both ends of the line can remove the internal fault
quickly, and will keep stability for external fault.
Pilot distance protection determines whether it will send the signal to the remote end according to
the discrimination result of the distance element or direction element. Pilot distance protection can
be divided into permissive scheme and blocking scheme according to whether the signal sent is
used to permit tripping or block tripping. For permissive scheme, it can be divided into overreaching
mode or underreaching mode according to the setting of distance element and scheme selected,
furthermore, it will provide the unblocking scheme as auxiliary function. For overreaching mode,
current reversal logic and weak infeed logic are available for parallel line operation and weak power
source situation respectively.
Pilot distance protection is used to protect the whole line, and its setting is set as 1.2 times the line
length at least, so the problem of overreaching does not exist and pilot distance protection,
compared with the distance protection, is not required to coordinate with other zones. The angle of
directional line in the second quadrant (α) and the angle of directional line in the fourth quadrant (β)
are as same as those of distance protection with quadrilateral characteristic.
SIG Fail_Device
&
85-x.Z.Valid
Pilot distance protection with permissive scheme receives permissive signal from the remote end,
so as to combine with local discrimination condition to accelerate tripping, so it has high security.
Blocking scheme will operate with a short time delay [85.t_DPU_Blocking1] if forward pilot zone
element operates and not receiving blocking signal before the short time delay expired.
Pilot distance protection receives and sends signals via pilot channel, and the logic of receiving
signal is shown in Figure 3.8-2.
For non-phase-segregated mode, "85-x.Recv1" means that permissive signal of any phase is
received from the remote end.
SIG 85-x.Abnor_Ch1
>=1
SET [85.Opt_Mode]=POTT
&
85-x.Valid_Recv1
EN [85.En_Ch_PhSeg]
2. Phase-segregated mode
For phase segregation mode, "85-x.Recv1" means that permissive signal of phase A is received
from the remote end.
SET [85.Opt_Mode]=POTT
EN [85.En_Ch_PhSeg]
SET [85.Opt_Mode]=POTT
EN [85.En_Ch_PhSeg]
SET [85.Opt_Mode]=POTT
EN [85.En_Ch_PhSeg]
"85-x.Abnor_Ch1" is the binary signal that indicates whether the receiving signal is abnormal in
channel 1.
When pilot scheme protection is out of service due to pilot channel failure or no pilot scheme
protection is provided. The fault outside zone 1 only can be cleared by zone 2 with a time delay. It
cannot ensure that all faults within protected line are cleared instantaneously. As a supplement of
pilot scheme protection, zone extension can clear the fault within the whole line instantaneously.
Different with pilot distance protection, zone extension can also operate for external close up fault
in parallel line, but power supply can be restored by AR. So zone extension should be blocked
when AR is out of service or not ready.
In order to prevent too many lines from disconnecting with system due to zone extension operate
when the circuit breaker is closed into permanent fault, zone extension should be blocked when
AR operates. For temporary fault, the line can be into service again after AR operates successfully.
For permanent fault in either local line or parallel line, distance protection with a time delay will
operate.
SIG Fail_Device
&
85-x.ZX.Valid
Pilot distance element: pilot distance element meets the operating condition.
Zone extension uses the setting of forward pilot distance zone (ZPilot), and its operation
characteristic can be Mho or Quad.
Distance elements zone 1 (Z1) with underreaching setting and forward pilot distance zone (ZPilot)
with overreaching setting are used for this scheme. Z1 element will send permissive signal to the
remote end and release tripping after Z1 time delay expired. After receiving permissive signal with
local pilot distance element pickup, a tripping signal will be released. The signal transmission
element for PUTT is set according to underreaching mode, so current reversal need not be
considered. For PUTT, there may be a dead zone under weak power source condition. If the fault
occurs outside Z1 zone at strong power source side, Z1 at weak power supply side may not operate
to trip and the corresponding permissive signal will not be issued, and pilot distance protection will
not operate. Therefore, the system fault can only be removed by Z2 at strong power source side
with time delay.
When the PUTT mode is used, the channel of the pilot directional earth-fault
protection should be independent. That means the setting
[85.DEF.En_IndepCh] should be set as "Enabled" if the pilot directional
earth-fault protection is enabled.
ZPilot
Z2
Z1
M
EM A Fault B EN
Z1 N
Z2
ZPilot
3
Relay A Relay B
Z1 Z1
& &
85-x.Op_Z 85-x.Op_Z
ZPilot ZPilot
Pilot distance protection always adopts pilot channel 1, and the logic of PUTT is shown in Figure
3.8-5.
For non phase-segregated mode, "85-x.Send1" means that permissive signal of any phase is sent
to the remote end. However, for phase segregation mode, "85-x.Send1" means that permissive
signal of phase A is sent to the remote end.
SIG FD.Pkp
&
SIG 85-x.Valid_Recv1 & & 8ms 0 85-x.Op_Z
EN [85.En_Ch_PhSeg]
SIG 85-x.Z.FwdDir
2. Phase-segregated mode
SIG 21L.PilotFwd.ZG.StA
85-x.ZPilot.Fwd_PhA
SIG 21L.PilotFwd.ZG.StB
SIG 21L.PilotFwd.ZG.StC
Faulty Phase Selection 85-x.ZPilot.Fwd_PhB
SIG 21L.PilotFwd.ZP.StAB
SIG 21L.PilotFwd.ZP.StCA
SIG FD.Pkp
&
5ms 0 85-x.Op_Z
SIG 85-x.Valid_Recv1 (Phase A) & & (Phase A)
EN [85.En_Ch_PhSeg]
SIG 85-x.ZPilot.Fwd_PhA
SIG FD.Pkp
&
5ms 0 85-x.Op_Z
SIG 85-x.Valid_Recv1 (Phase B) & & (Phase B)
EN [85.En_Ch_PhSeg]
SIG 85-x.ZPilot.Fwd_PhB
SIG FD.Pkp
&
5ms 0 85-x.Op_Z
SIG 85-x.Valid_Recv1 (Phase C) & & (Phase C)
3 EN [85.En_Ch_PhSeg]
SIG 85-x.ZPilot.Fwd_PhC
Pilot distance element will send permissive signal to remote end once it picks up and release
tripping signal upon receiving permissive signal from the remote end. When POTT is applied on
parallel lines arrangement and the setting (ZPilot) covers 50% of the parallel line, there may be a
problem under current reversal condition, settings for current reversal condition should be
considered, please refer to section 3.8.1.6 for details. Under weak power source condition, the
problem of dead zone at weak power source end is eliminated by the weak infeed logic, please
refers to section 3.8.1.7 for details.
ZPilot
Z2
Zpilot_Rev
M
EM A Fault B EN
N
Zpilot_Rev Z2
ZPilot
Relay A Relay B
& &
ZPilot >=1 85-x.Op_Z 85-x.Op_Z >=1 ZPilot
WI WI
SIG 85-x.Z.FwdDir
&
SIG RevDir_ROC >=1 85-x.ZPilot.Fwd
SIG RevDir_NegOC
EN [85.En_PilotTrp_Send]
SIG 52b_PhA
& >=1
& &
SIG 52b_PhB &
200ms 0
SIG 52b_PhC
EN [85.En_Ch_PhSeg] &
SIG 85-x.Valid_Recv1
&
SIG FD.Pkp 85-x.Send1
SET [85.Opt_Mode]=POTT
SIG 85-x.Z.On
&
& & 8ms 0 &
SIG 85-x.ZPilot.Fwd >=1 & 85-x.Op_Z
SIG WI Condition
2. Phase-segregated mode
SIG 21L.PilotFwd.ZG.StA
85-x.ZPilot.Fwd_PhA
SIG 21L.PilotFwd.ZG.StB
SIG 21L.PilotFwd.ZG.StC
Faulty Phase Selection 85-x.ZPilot.Fwd_PhB
SIG 21L.PilotFwd.ZP.StAB
SIG 21L.PilotFwd.ZP.StCA
EN [85.En_52b_Send] &
&
EN [85.En_PilotTrp_Send]
EN [85.En_52b_Send] &
&
EN [85.En_PilotTrp_Send]
0 150ms
3
SIG 85-x.ExTrp
SET [85.Opt_Mode]=POTT
EN [85.En_52b_Send] &
&
EN [85.En_PilotTrp_Send]
SET [85.Opt_Mode]=POTT
For current reversal blocking, please refer to section 3.8.1.6 for detail.
3.8.1.4 Blocking
Permissive scheme has high security, but it relies on pilot channel seriously. Pilot distance
protection will not operate when there is an internal fault with abnormal channel. Blocking scheme
could be considered as an alternative.
Blocking scheme takes use of the operation of pilot distance element to terminate sending of
blocking signal. Blocking signal will be sent once fault detector picks up without pilot distance
element operating. Pilot distance protection will operate with a short time delay if pilot distance
element operates and not receiving blocking signal after the timer expired.
The setting (ZPilot) in blocking scheme is overreaching, so the current reversal condition should
be considered. However, the short time delay of pilot distance protection has an enough margin for
current reversal, that this problem has been resolved.
The short time delay must consider channel delay and with a certain margin to set. As shown in
Figure 3.8-8, an external fault happens to line MN. The fault is behind the device at M side, for
blocking scheme, the device at M side will send blocking signal to the device at N side. If channel
delay is too long, the device at side N has operated before receiving blocking signal. Hence, the
time delay of pilot distance protection adopted in blocking scheme should be set according to
channel delay.
Blocking signal
M N
EM Fault A B EN
ZPilot
Zpilot_Rev
M
EM A Fault B EN
N
Zpilot_Rev
ZPilot
Relay A Relay B
FD.Pkp & & FD.Pkp
Current reversal logic is only used for permissive scheme. For blocking scheme, the time delay of
pilot distance protection has enough margin for current reversal, so current reversal need not be
considered.
SIG 85-x.Z.FwdDir
&
SIG RevDir_ROC >=1 85-x.ZPilot.Fwd
SIG RevDir_NegOC
3 EN [85.En_PilotTrp_Send]
EN [85.En_52b_Send]
SIG 52b_PhA
& >=1
& &
SIG 52b_PhB 85-x.Send1
SIG 52b_PhC
SIG 85-x.Valid_Recv1
& &
SIG 85-x.ZPilot.Fwd >=1
SIG WI Condition
&
SIG FD.Pkp [85.t_DPU_Blocking1] 85-x.Op_Z
SIG 85-x.Z.On
3.8.1.5 Unblocking
Permissive scheme will trip only when it receives permissive signal from the remote end. However,
it may not receive a permissive signal from the remote end when pilot channel fails. For this case,
pilot distance protection can adopt unblocking scheme. Under normal conditions, the signaling
equipment works in the pilot frequency, and when the device operates to send permissive signal,
the signaling equipment will be switched to high frequency. While pilot channel is blocked, the
signaling equipment will receive neither pilot frequency signal nor high frequency signal. The
signaling equipment will provide a contact to the device as unblocking signal. When the device
receives unblocking signal from the signaling equipment, it will recognize channel failure, and
unblocking signal will be taken as permissive signal temporarily. The unblocking function can only
be used together with PUTT and POTT.
EN [85.En_Unblocking1]
[85.t_Unblocking1] 0
SET [85.Opt_Ch1]=phase-to-ground
&
85-x.Unblocking1 Valid
SIG 85-x.Z.FwdDir
M N M N
Strong Weak
A B A B
source source
EM EN EM EN
C D C D
As shown above, the device A detects a forward fault while the device B detects a reverse fault
before break D is tripped. However, the device A detects a reverse fault while the device B detects
a forward fault after breaker D is tripped. There is a competition between pickup and drop off of
pilot zones in the device A and the device B when the fault measured by the device A changes from
the forward direction into reverse direction and vice versa for the device B. There may be
maloperation for the device in line A-B if the forward direction of the device B has operated but the
forward direction of the device A drops off slightly slower or the forward direction of the device B
has operated but the forward direction information of the device A is still received due to the channel
delay (the permissive signal is received).
In general, the following two methods shall be adopted to solve the problem of current reversal:
1. The fault shall be measured by means of the reverse element of the device B. Once the reverse
element of the device B operates, the send signals and the tripping circuit will be blocked for
a period of time after a short time delay. This method can effectively solve the problem of
competition between the device A and the device B, but there shall be a pre-condition. The
reverse element of the device B must be in cooperation with the forward element of the device
A, i.e. in case of a fault in adjacent lines, if the forward element of the device A operates, and
the reverse element of the device B must also operate. Once the bilateral cooperation fails,
the anticipated function cannot be achieved. In addition, the blocking time for sending signals
and the tripping circuit after the reverse element of the device B operates shall be set in
combination with the channel time delay.
2. Considering the pickup and drop off time difference of distance elements and the channel time
delay between the device A and the device B, the maloperation due to current reversal shall
be eliminated by setting the time delay. The reverse direction element of the device is not
required for this method, the channel time delay and the tripping time of adjacent breaker shall
be taken into account comprehensively.
This protection device adopts the second method to eliminate the maloperation due to current
reversal.
3 SIG 85-x.Z.FwdDir &
t1 t2 Current reversal blocking
SIG Signal received conditon
t1: [85.t_DPU_CR1]
t2: [85.t_DDO_CR1]
Referring to above figure, when signal from the remote end is received without pilot forward zone
pickup, the current reversal blocking logic is enabled after t1 delay.
The time delay of t1 [85.t_DPU_CR1] shall be set the shortest possible but allowing sufficient time
for pilot forward zone pickup, generally set as 25ms.
Once the current reversal logic is enabled, the healthy line device B transfer tripping is blocked.
The logic will be disabled by either the dropoff of the signal or the pickup of pilot forward zone. A
time delay t2 [85.t_DDO_CR1] is required to avoid maloperation for the case that the pilot forward
zone (or forward element of pilot directional earth-fault protection) of device B picks up before the
signal from device A drops off. Considering the channel propagation delay and the pickup and drop-
off time difference of pilot forward zone (or pilot directional earth-fault element) with margin, t2 is
generally set between 25ms~40ms.
Because the time delay of pilot distance protection has an enough margin to current reversal,
current reversal blocking only used for permissive scheme not blocking scheme.
In case of a fault in line at one end of which there is a weak power source, the fault current supplied
to the fault point from the weak power source is very small or even nil, and the conventional distance
element could not operate. The weak infeed logic combines the protection information from the
strong power source end and the electric feature of the local end to cope with the case.
The weak infeed logic can be only applied for Blocking and POTT. The weak infeed logic has
options for echo or both echo and tripping.
ZPilot
Z1 Zpilot_Rev
M
EM A Fault B EN
Z1 N
Zpilot_Rev
ZPilot
Load
The setting (ZPilot_Rev) at weak source end must coordinate with the setting (ZPilot) at the remote
end. The coverage of ZPilot_Rev must exceed that of ZPilot at the remote end. ZPilot_Rev only
activates in the protection calculation when the weak infeed logic is enabled. In case of the weak
infeed logic not enabled, the setting coordination is not required.
ZPilot_Rev is only used for week infeed logic. ZPilot_Rev is calculated all the time when the device
picks up.
If the device does not pick up, and the weak infeed logic is enabled, upon receiving signal from
remote end with the voltage lower than the setting [85.U_UV_WI], the weak infeed logic will echo
back to remote end for 200ms. When either weak infeed echo or weak infeed tripping is enabled,
then the weak infeed logic is deemed to be enabled. During the device picking up, the weak infeed
logic is shown in Figure 3.8-15.
SET 3I0>[85.DEF.3I0_Set]
>=1
SIG 85-x.Z.RevDir
EN [85.En_WI]
For weak infeed end, the device may not pick up when a fault happens to the protected line. If the
device does not pick up, and the setting [85.En_WI_Pkp] is disabled weak infeed echo logic is valid.
(as shown in Figure 3.8-16) If the device does not pick up and the setting [85.En_WI_Pkp] is
enabled, weak infeed trip logic without pickup is executed. (as shown in Figure 3.8-17)
For permissive scheme, the signal receive condition means that the permissive signal is received
or the unblocking signal is valid.
EN [85.En_WI_Pkp]
&
85-x.Send1
SIG 85-x.Valid_Recv1
(WI echo)
EN [85.En_WI]
EN [85.En_WI_Pkp]
&
SIG WI Condition
&
SIG 85-x.Valid_Recv1 85-x.WI
EN [85.En_WI]
For permissive scheme, the signal receive condition means that the permissive signal is received
or the unblocking signal is valid.
3.8.1.8 CB Echo
In order to make sure the pilot distance protection can operate correctly when one terminal is open,
CB Echo logic is provided. The device will initiate sending a pulse of 200ms permissive signal when
signal receive condition is met during CB is in open position.
SIG FD.Pkp
SIG 52b_PhA
&
>=1
SIG 52b_PhB
SIG 52b_PhC
EN [85.En_52b_Echo]
CB Echo logic is only applied to permissive overreach mode, and it is precondition is that the device
should not pick up. This logic will be terminated immediately once the device picks up.
85
85-x.Z.Enable 85-x.Z.On
85-x.Z.Block 85-x.ZX.On
85-x.Abnor_Ch1 85-x.Z.Blocked
85-x.Abnor_Ch2 85-x.ZX.Blocked
85-x.Rcv1 85-x.Z.Valid
3 85-x.RcvB 85-x.ZX.Valid
85-x.RcvC 85-x.Send1
85-x.ExTrp 85-x.SendB
85-x.Unblocking1 85-x.SendC
85-x.ZX.Enable 85-x.Op_Z
85-x.ZX.Block 85-x.Op_ZX
85-x.AR_Ready 85-x.ZX_St
85-x.Z.FwdDir
85-x.Z.RevDir
85-x.WI
85-x.UV_WI
85.Op_Z
85.Op_ZX
3.8.4 Settings
Table 3.8-3 Settings of pilot distance protection
3
85.En_WI_Pkp Disabled
Enabled device does not pick up for
internal fault, it is used to enable
the device pick up.
Enabling/disabling sending
Disabled
85.En_Trp_Send Enabled permissive signal controlled by
Enabled
the device operating
Enabling/disabling sending
Disabled
85.En_PilotTrp_Send Enabled permissive signal controlled by
Enabled
pilot protection operating
Enabling/disabling sending
Disabled
85.En_52b_Send Enabled permissive signal controlled by
Enabled
CB open position
Enabling/disabling sending
Disabled permissive signal of CB echo
85.En_52b_Echo Enabled
Enabled logic controlled by CB open
position
Disabled Enabling/disabling pilot distance
85.Z.En Enabled
Enabled protection
Disabled Enabling/disabling unblocking
85.En_Unblocking1 Disabled
Enabled scheme
Phase-to-phase
Phase-to- Option of PLC channel for pilot
85.Opt_Ch1 Phase-to-
ground channel 1
ground
Pickup time delay of unblocking
85.t_Unblocking1 0.000~10.000 0.001 s 0.100
scheme for pilot channel 1
Time delay for blocking scheme
85.t_DPU_Blocking1 0.000~1.000 0.001 s 0.100 of pilot distance protection
operation
Pickup time delay of current
85.t_DPU_CR1 0.000~1.000 0.001 s 0.025
reversal logic
Dropout time delay of current
85.t_DDO_CR1 0.000~1.000 0.001 s 0.025
reversal logic
Disabled Enabling/disabling zone
85.ZX.En Enabled
Enabled extension of pilot distance
Directional earth fault protection needs to coordinate with downstream protection with definite or inverse
time delay so it cannot clear an internal fault quickly. Pilot directional earth-fault protection takes use of
directional earth fault elements on both ends, it can detect high resistance fault and maintain high-speed 3
operation.
Pilot protection requires communication channel to exchange the protection information at both
ends. The channel may be dedicated or multiplexed channel through optical fiber or any other
communication media. Pilot directional earth-fault protection can be used independently, for
example, no distance protection is equipped with the device but fast operation is required for the
whole line, or it is used as backup protection of pilot distance protection to enhance the sensitivity
for an earth fault with high fault resistance.
Pilot directional earth-fault protection uses zero-sequence current and zero-sequence direction to
execute logic judgement, so the reliability of zero-sequence current directly affects the reliability of
pilot directional earth-fault protection. Because pole discrepancy state, CT circuit failure, VT circuit
failure, etc. will block pilot directional earth-fault protection, the function test of pilot directional earth-
fault protection should be executed under CB closed position due to CB position participating logic
discrimination of pole discrepancy state.
The direction discrimination and weak infeed depend on zero-sequence direction element or
negative-sequence direction element. The settings relevant to zero/negative-sequence direction
elements belong to earth fault protection and negative-sequence overcurrent protection
respectively. Hence, these settings should be also set correctly according the actural system
parameters even if earth fault protection and negative-sequence overcurrent protection are
disabled, so as to ensure that pilot directional earth-fault protection will not be affected.
Sending permissive signal (or terminating sending signal) to the opposite end is controlled by the
forward direction element. Current reversal logic is available for parallel line operation and CB echo
logic is provided once pilot directional earth fault protection is enabled. Current reversal logic is
only used for permissive scheme. For blocking scheme, current reversal need not be considered
because there is a settable time delay in pilot directional earth-fault protection.
Pilot directional earth-fault protection can be enabled or disabled by enabling signal, blocking signal
and the setting, as shown in Figure 3.9-1.
SIG Fail_Device
&
85-x.DEF.Valid
SIG 85-x.Recv1
& >=1
&
SIG 85-x.Abnor_Ch1
EN [85.DEF.En_IndepCh]
SIG 85-x.Abnor_Ch2
Pilot directional earth-fault protection comprises permissive scheme and blocking scheme. It can
share pilot channel 1 (the setting [85.DEF.En_IndepCh] is set as "Disabled") with pilot distance
protection, or uses independent pilot channel 2 (the setting [85.DEF.En_IndepCh] is set as
"Enabled") by the setting [85.DEF.En_IndepCh]. For underreach mode, pilot directional earth-fault
always adopts independent pilot channel 2. The logic of receiving signal is shown in Figure 3.9-2.
Pilot protection with permissive scheme receives permissive signal from the device of remote end,
so as to combine with local discrimination condition to accelerate tripping, so it has high security.
Operation of forward directional earth fault element is used to send permissive signal to the remote
end when the protection is enabled and will release tripping signal upon receiving permissive signal
from the remote end with further guarded by no operation of reverse directional earth fault element.
85-x.DEF.FwdDir
85-x.DEF.RevDir
M
EM A Fault B EN
N
85-x.DEF.RevDir
85-x.DEF.FwdDir
3
Relay A
85-x.DEF.FwdDir & &
[85.DEF.t_DPU] 85-x.Op_DEF 85-x.Op_DEF [85.DEF.t_DPU]
85-x.DEF.FwdDir
Relay B
EN [85.En_Trp_Send]
>=1
SIG 85.Op_DEF & 0 [85.DEF.t_DPU]+150ms >=1
EN [85.En_PilotTrp_Send]
EN [85.En_52b_Echo]
SIG 52b_PhA
& >=1
& & &
SIG 52b_PhB & 85-x.Send2
[85.DEF.t_DPU]+150ms 0
SIG 52b_PhC
EN [85.DEF.En_IndepCh]
EN [85.En_Trp_Send]
>=1
SIG 85.Op_DEF & 0 100ms >=1
EN [85.En_PilotTrp_Send]
EN [85.En_52b_Echo]
3 SIG 52b_PhA
& &
& >=1
EN [85.DEF.En_IndepCh]
&
SIG FD.Pkp 85-x.Send1
For current reversal blocking, please refer to section 3.9.1.4 for detail.
3.9.1.2 Blocking
Permissive scheme has high security, but it relies on pilot channel seriously. Pilot directional earth-
fault protection will not operate when there is an internal fault with abnormal channel. Blocking
scheme could be considered as an alternative.
Blocking scheme sends blocking signal when fault detector picks up and zero-sequence forward
element does not operate or both zero-sequence forward element and zero-sequence reverse
element do not operate. Pilot directional earth-fault protection will operate if forward directional
zero-sequence overcurrent element operates and not receiving blocking signal.
85-x.DEF.FwdDir
85-x.DEF.RevDir
M
EM A Fault B EN
N
85-x.DEF.RevDir
85-x.DEF.FwdDir
Relay A Relay B
FD.Pkp FD.Pkp
85-x.DEF.RevDir &
& &
& 85-x.DEF.RevDir
3
85-x.DEF.FwdDir 85-x.DEF.FwdDir
& &
& 85-x.Op_DEF 85-x.Op_DEF &
[85.DEF.t_DPU] [85.DEF.t_DPU]
EN [85.En_Trp_Send] &
EN [85.En_PilotTrp_Send]
EN [85.En_52b_Send]
SIG 52b_PhA
& >=1
&
SIG 52b_PhB
SIG 52b_PhC
EN [85.DEF.En_IndepCh]
&
SIG FD.Pkp [85.DEF.t_DPU] 0 85-x.Op_DEF
SIG 85-x.DEF.Valid
EN [85.En_Trp_Send] &
>=1
SIG Relay Trip 0 100ms >=1
SIG 85.Op_DEF &
EN [85.En_PilotTrp_Send]
EN [85.En_52b_Send]
3 SIG 52b_PhA
&
& >=1
SIG 52b_PhB
SIG 52b_PhC
&
SIG 85-x.DEF.FwdDir & 85-x.Send1
SIG 85-x.DEF.RevDir
&
SIG 85-x.Valid_Recv1 &
EN [85.DEF.En_IndepCh]
&
SIG FD.Pkp [85.t_DPU_Blocking1] 0 85-x.Op_DEF
SIG 85-x.DEF.Valid
When DEF shares pilot channel 1 with pilot distance protection, time delay of pilot directional earth-
fault protection will change from the setting [85.DEF.t_DPU] to the setting [85.t_DPU_Blocking1].
Because the time delay of pilot directional earth-fault protection has enough margin for current
reversal, so blocking scheme should not consider the current reversal condition.
For blocking scheme, pilot directional earth-fault protection will operate when there is an internal
fault with abnormal channel, however, it is possible that pilot directional earth-fault protection issues
an undesired trip when there is an external fault with abnormal channel.
3.9.1.3 Unblocking
Permissive scheme will operate only when it receives permissive signal from the remote end.
However, it may not receive permissive signal from the remote end when pilot channel fails. For
this case, pilot directional earth-fault protection can adopt unblocking scheme. Under normal
conditions, the signaling equipment works in the pilot frequency, and when the device operates to
send permissive signal, the signaling equipment will be switched to high frequency. While the
channel is blocked, the signaling equipment will receive neither pilot frequency signal nor high
frequency signal. The signaling equipment will provide a contact to the device as unblocking signal.
When the device receives unblocking signal from the signaling equipment, it will recognize channel
failure, and unblocking signal will be taken as permissive signal temporarily.
The unblocking scheme can only be used together with permissive scheme.
EN [85.En_Unblocking2] &
&
SIG 85-x.Unblocking2 & 85-x.Unblocking2 Valid
[85.t_Unblocking2] 0
SIG 85-x.DEF.FwdDir 3
Figure 3.9-7 Logic of pilot directional earth-fault protection (Unblocking)
The reach of directional earth-fault protection is difficult to define. There may have problem for pilot
direction earth-fault protection applied on parallel line arrangement due to current reversal
phenomenon.
When there is a fault in one of the parallel lines, the direction of the fault current may change during
the sequence tripping of the circuit breaker at both ends as shown in Figure 3.9-8: When a fault
occurs on line C–D near breaker D, the fault current through line A-B to D will flow from A to B.
When breaker D is tripped, but breaker C is not tripped, the fault current in line A-B will then flow
from B to A. This process is the current reversal.
M N M N
Strong Weak
A B A B
source source
EM EN EM EN
C D C D
As shown above, the device A detects a forward fault while the device B detects a reverse fault
before break D is tripped. However, the device A detects a reverse fault while the device B detects
a forward fault after breaker D is tripped. There is a competition between pickup and drop off of
pilot zones in the device A and the device B when the fault measured by the device A changes from
the forward direction into reverse direction and vice versa for the device B. There may be mal-
operation for the device in line A-B if the forward direction of the device B has operated but the
forward direction of the device A drops off slightly slower or the forward direction of the device B
has operated but the forward direction information of the device A is still received due to the channel
delay (the permissive signal is received).
In general, the following two methods shall be adopted to solve the problem of current reversal:
1. The fault shall be measured by means of the reverse element of the device B. Once the reverse
element of the device B operates, the send signals and the tripping circuit will be blocked for
a period of time after a short time delay. This method can effectively solve the problem of
competition between the device A and the device B, but there shall be a precondition. The
reverse element of the device B must be in cooperation with the forward element of the device
A, i.e. in case of a fault in adjacent lines, if the forward element of the device A operates, and
the reverse element of the device B must also operate. Once the bilateral cooperation fails,
the anticipated function cannot be achieved. In addition, the blocking time for sending signals
and the tripping circuit after the reverse element of the device B operates shall be set in
combination with the channel time delay.
2. Considering the pickup and drop off time difference of distance elements and the channel time
3 delay between the device A and the device B, the maloperation due to current reversal shall
be eliminated by setting the time delay. The reverse direction element of the device is not
required for this method, the channel time delay and the tripping time of adjacent breaker shall
be taken into account comprehensively.
This protection device adopts the second method to eliminate the maloperation due to current
reversal.
When adopting independent pilot channel 2, t1 and t2 are the settings [85.t_DPU_CR2] and
[85.t_DDO_CR2] respectively, which should be considered individually from channel 1.
When sharing pilot channel 1 with pilot distance protection, t1 and t2 are the settings
[85.t_DPU_CR1] and [85.t_DDO_CR1] respectively.
Referring to above figure, when signal from the remote end is received without the operation of the
forward element of pilot directional earth-fault protection, the current reversal blocking logic is
enabled after t1. t1 shall be set the shortest possible but allowing sufficient time for the operation
of forward element of pilot directional earth-fault protection, generally set as 25ms.
Once the current reversal logic is enabled, the healthy line device B transfer tripping is blocked.
The logic will be disabled by either the dropoff of signal or the operation of forward element of pilot
directional earth-fault protection. t2 is required to avoid maloperation for the case that the forward
element of pilot directional earth-fault protection of device B picks up before the signal from device
A drops off. Considering the channel propagation delay and the pickup and drop-off time difference
of the forward element of pilot directional earth-fault protection with margin, t2 is generally set
between 25ms~40ms.
Because the time delay of pilot directional earth-fault protection has an enough margin to current
reversal, current reversal blocking only used for permissive scheme not blocking scheme.
3.9.1.5 CB Echo
When CB Echo logic is applied for DEF, the device will initiate sending a pulse of permissive signal
if signal receive condition is met during CB is in open position.
SIG FD.Pkp
SIG 52b_PhA
&
>=1
SIG 52b_PhB
SIG 52b_PhC
SIG 85-x.DEF.Valid
& &
[85.DEF.t_DPU]+150ms 0 & 3
85-x Send_DEF
EN [85.DEF.En_IndepCh]
EN [85.En_52b_Echo]
85
85-x.DEF.Enable 85-x.DEF.On
85-x.DEF.Block 85-x.DEF.Bloked
85-x.Abnor_Ch1 85-x.DEF.Valid
85-x.Abnor_Ch2 85-x.Op_DEF
85-x.Rcv1 85-x.Send1
85-x.Rcv2 85-x.Send2
85-x.ExTrp 85.Op_DEF
85-x.Unblocking1 85-x.DEF.FwdDir
85-x.Unblocking2 85-x.DEF.RevDir
3.9.4 Settings
Table 3.9-3 Settings of pilot directional earth-fault protection
When there is a fault happens to the power grid and the fault is within the protected range, distance
protection can isolate the fault with a certain time delay. DPFC distance protection, as an
independent fast protection, can quickly operate to isolate the fault from the power grid and
enhance the stability of power grid.
The power system is normally treated as a balanced symmetrical three-phase network. When a
fault occurs in the power system, by applying the principle of superposition, the load current and
voltage can be calculated in the system prior to the fault and the pure fault component can be
calculated by fault current or voltage subtracted by pre-fault load current or voltage. DPFC distance
protection concerns change of current and voltage at power frequency, therefore, DPFC distance
protection is not influenced by load current.
As an independent fast protection, DPFC distance protection is mainly used to clear close up fault
of long line quickly, its protected range can set as 60%~70% of the whole line.
Because DPFC distance protection only reflects the fault component and is not influenced by
current change due to load variation and power swing, power swing blocking (PSB) function is not
required. Moreover, there is no transient overreaching due to infeed current from the remote power
supply because it is not influenced by load current.
DPFC distance protection may not overreach, and its protected zone will be inverse-proportion
reduced with system impedance behind it, i.e. the protected zone will be less than setting if the
system impedance is greater. The protected zone will be close to setting value if the system
impedance is smaller. Therefore, DPFC distance protection is usually used for long transmission
line with large power source and it is recommended to disable DPFC distance protection for short
line or the line with weak power source.
ZZD
M F N
Z
EM EN
∆I
3 ZS ZK
jX
Zzd
Zk
Φ
R
Zs+Zk
-Zs
Where:
Figure 3.10-1 shows the operation characteristic of DPFC distance protection on R-X plane when
a fault occurs in forward direction, which is the circle with the –Zs as the center and the│Zs+Zzd│
as the radius. When measured impedance Zk is in the circle, DPFC distance protection will operate.
DPFC distance protection has a larger capability of enduring fault resistance than distance
protection using positive-sequence as polarized voltage.
ZZD
F M N
Z
EM EN
∆I
ZK
Z′S
jX
3
Z's
Zzd
Φ R
-Zk
Figure 3.10-2 shows the operation characteristic of the DPFC distance element on R-X plane when
a fault occurs in reverse direction, which is the circle with the Z′S as the center and the│Z′S-Zzd│as
the radius. The region of operation is in the quadrant 1 but the measured impedance -Zk is always
in the quadrant 3, the DPFC distance protection will not operate. DPFC distance protection can be
enabled or disabled by the setting, enabling signal and blocking signal.
21D
21D.Enable 21D.Op
21D.Block 21D.Blocked
21D.Valid
21D.Op
3.10.4 Logic
3 SIG 21D.Enable &
21D.On
EN [21D.En]
&
SIG 21D.Block >=1 21D.Blocked
SIG Fail_Device
&
21D.Valid
SIG 21D.Valid
&
SIG FD.Pkp
EN [Prot.En_VT]
SET [21D.Z_Set]<0.5Ω/In
SIG UPP<0.85Unn
SIG PD signal
3.10.5 Settings
Table 3.10-3 Settings of DPFC distance protection
3
3.11 Distance Protection (21L)
The distance protection function is designed to meet the requirement for the application of
transmission line or underground cable. The reach of distance protection is definite, and distance
protection is easy to coordinate with protections of the adjacent equipment. Distance protection
includes three independent phase-to-phase measuring loops as well as three independent phase-
to-ground measuring loops. Both mho and quadrilateral characteristics are available for different
application. In addition, load encroachment, power swing blocking and releasing, and faulty phase
selection functions are also provided.
Up to 8 zones distance protection are supplied, including 1 zone distance protection with fixed
forward direction, 5 zones distance protection with settable direction, 1 zone pilot distance
protection with fixed forward direction and 1 zone pilot distance protection with fixed reverse
direction. Each zone includes three independent phase-to-phase measuring loops as well as three
independent phase-to-ground measuring loops. Phase-to-ground distance element should be
compensated by zero-sequence current of local line. Zone 2~6 can select forward direction, reverse
direction and non direction.
Load encroachment can distinguish effectively between heavily loaded line and faulty line, and the
risk of encroachment of the load impedance into the tripping characteristics of the distance
protection can be excluded.
Power swing blocking and releasing can prevent distance protection from undesired operation
during power swing, even if measured impedance reaches into the operation area of distance
protection. Moreover, distance protection can operate reliably when a fault occurs during power
swing.
Based on distance protection characteristics, faulty phase can be identified correctly. It is beneficial
for the faulty phase selection which is important to the line which uses phase-segregated circuit
breaker and provides valid information for 1-pole AR and fault location. When receiving manual
closing signal or 3-pole reclosing signal, the operation characteristic of phase-to-phase distance
element (quadrilateral & mho) will always shift in reverse direction. It is ensured to enclose the
origin of impedance and without dead zone for three-phase fault.
For forward direction or reverse direction close up fault, the voltage of faulty phase is 0, and the
measured impedance of faulty phase is located in the origin of R-X plane. Positive-sequence
3 voltage is used as polarized voltage to distinguish between forward direction fault and reverse
direction fault. As shown in Figure 3.11-1 and Figure 3.11-2, line OA and line OE are named
direction line which has good direction characteristics with positive-sequence voltage as the
polarized voltage.
𝑈̇1
−𝛽 ≤ 𝐴𝑟𝑔 ≤ 90° + 𝛼
𝐼̇
𝑈̇1
180° − 𝛽 ≤ 𝐴𝑟𝑔 ≤ 270° + 𝛼
𝐼̇
jX
B Z_Set
θ D
C θ2
Dꞌ
Dꞌꞌ
A
α
φ φ
R
R_Offset O β R_Set
E
jX
E
R_Set β O R_Offset
R
φ φ
α
A
Dꞌꞌ
Dꞌ C
θ2 θ
B
D Z_Set
B Z_Set
D
C
φ φ φ
R
R_Offset R
φ O
A
Z_Offset E
Where:
θ is downward offset angle of the reactance line, which is used to prevent distance protection from
overreaching.
θ2 is downward offset angle of the adaptive zero-sequence reactance line, which is used to prevent
distance protection from overreaching. θ2 can be adjusted adaptively and only used in phase-to-
ground distance protection.
In order to improve the reliability of distance protection and prevent phase-to-ground distance
protection from overreaching in the case of fault resistance, the phase-to-ground distance
protection provides an adaptive zero-sequence reactance line. The adaptive zero-sequence
reactance line does not need to be set, and can adjust the downward angle according to the fault
situation to prevent distance protection from overreaching. This function takes effect only after
being configured by PCS-Studio. It is applicable to scenarios where a larger RCA needs to be
configured to avoid various types of overreaching. The adaptive adjustment of the downward angle
ensures that distance protection not only has a strong ability for the fault with high resisance but
also has no the risk of overreaching.
3 For forward direction or reverse direction close up three-phase fault, positive-sequence voltage is
almost 0, so the dead zone of distance protection for a close up three-phase fault must be
eliminated. Memorized positive-sequence voltage is adopted as polarized voltage when the
positive-sequence voltage drops down to 15%Un or below. The memorized positive-sequence
voltage adopts 2 cycles pre-fault positive-sequence voltage.
When the memory fades out, the operating characteristics will be shifted toward forward direction
or reverse direction, as shown in Figure 3.11-4 and Figure 3.11-5.
jX
B Z_Set
θ θ2 D
C
Dꞌ
Dꞌꞌ
A α
φ φ
O R
R_Offset β R_Set
ZShift
E
jX
B Z_Set
θ θ2 D
C
A Dꞌ
Dꞌꞌ
α ZShift
E φ
R_Offset φ R
β R_Set
O
For reverse direction distance element, the similar treatment as forward direction distance element
can be adopted, by rotating the operation characteristics of forward direction distance element 180°,
For forward direction or reverse direction close up fault, the voltage of faulty phase is almost 0, and
the measured impedance of faulty phase is located in the origin of R-X plane. Positive-sequence
voltage is used as polarized voltage to distinguish between forward direction fault and reverse
direction fault.
Phase comparison equation of forward direction distance element and reverse direction distance
element is:
−90° ≤ 𝐴𝑟𝑔
𝑈̇𝑂𝑃∅
≤ 90° 3
𝑈̇𝑃∅
𝑈̇ is phase voltage
𝑈̇ is phase-to-phase voltage
𝐼 ̇ is phase-to-phase current
𝑈̇ is phase voltage
𝑈̇ is phase-to-phase voltage
𝐼 ̇ is phase-to-phase current
𝑈̇ is phase voltage
𝑈̇ is phase-to-phase voltage
𝐼 ̇ is phase-to-phase current
3 Taking phase-AB as an example: 𝑈̇𝑃𝐴𝐵 = 𝑈̇𝐴𝐵 + 𝐼𝐴𝐵
̇ × 𝑍𝑂𝐹𝐹𝑆𝐸𝑇
Non direction distance element adopts offset characteristics and does not use positive-sequence
voltage as polarized voltage, and operation voltage is as same as that of forward direction distance
element.
jX
Z
θ
C
θ2
D
D'
R
O
jX
φ R
D'
D θ2
θ
Z
jX
Z_Set
φ
R
φ O
Z_Offset
θ is downward offset angle of the reactance line, which is used to prevent distance protection from
overreaching.
θ2 is downward offset angle of the adaptive zero-sequence reactance line, which is used to prevent
distance protection from overreaching. θ2 can be adjusted adaptively and only used in phase-to-
ground distance protection.
In order to improve the reliability of distance protection and prevent phase-to-ground distance
protection from overreaching in the case of fault resistance, the phase-to-ground distance
protection provides an adaptive zero-sequence reactance line. The adaptive zero-sequence
reactance line does not need to be set, and can adjust the downward angle according to the fault
situation to prevent distance protection from overreaching. This function takes effect only after
being configured by PCS-Studio. It is applicable to scenarios where a larger RCA needs to be
configured to avoid various types of overreaching. The adaptive adjustment of the downward angle
ensures that distance protection not only has a strong ability for the fault with high resisance but
also has no the risk of overreaching.
In order to improve the performance of mho distance protection against high resistance fault, phase
shift θ2 is applied to polarized voltage in phase-to-ground distance element and phase-to-phase
distance element. Their impedance shift characteristics towards quadrant 1 is shown in Figure
3.11-9·.
jX
Z_Set
θ2
φ
R
O
For the fault in forward direction, the operating characteristics of phase-to-ground distance element
is shown in Figure 3.11-10. Operating characteristics on R-X plane is a circle with line connecting
ends of Z_Set and -2ZS/3 as the diameter. The origin is enclosed in the circle.
jX
Z_Set
R
O
-2Zs/3
Where:
For the fault in forward direction, the operating characteristics of phase-to-phase distance element
is shown in Figure 3.11-11. Operating characteristics on R-X plane is a circle with line connecting
ends of Z_Set and -ZS/2 as the diameter. The origin is enclosed in the circle.
jX
Z_Set
φ
R
O
-Zs/2
ZꞋs
jX
Z_Set
O R
Where:
Z'S is total impedance between remote system and protective device location.
For reverse direction distance element, its operating characteristics can be gained by rotating the
operating characteristics of forward direction distance element 180°.
jX
Z_Set
φ
O
R
C2
Zs C1
For forward direction or reverse direction close up three-phase fault, positive-sequence voltage is
also 0, so the dead zone of distance protection for a close up three-phase fault must be eliminated.
Memorized positive-sequence voltage is adopted as polarized voltage when the positive-sequence
voltage drops down to 15%Un or below. The memorized positive-sequence voltages adopts 2
cycles pre-fault positive-sequence voltage. When the memory fades out, the operating
characteristics will be shifted toward forward direction or reverse direction.
For the fault in forward direction, as shown in Figure 3.11-13, C1 is the operating characteristics
before the memory fades out, and C2 is the operating characteristics after the memory fades out.
Whether the memory fades out or not, the origin always is enclosed in the impedance circle.
3 For the fault in reverse direction, as shown in Figure 3.11-14, C1 is the operating characteristics
before the memory fades out, and C2 is the operating characteristics after the memory fades out.
Whether the memory fades out or not, the origin always is not enclosed in the impedance circle.
ZꞋs
jX
C1
Z_Set
C2
φ
O
R
The distance protection with such design thoroughly eliminates the dead zone when three-phase
close up fault occurs. It also has favourable directivity and will not operate for a reverse three-phase
fault at busbar.
For three-phase transmission line, the faulty phase is affected by the current of non-faulty phase
due to the mutual inductance among phase-to-phase conductors.
ZL
ZM
IA
IB ZM
IC
UC UB UA
Where:
𝑍𝐿 is line impedance
𝑍𝐿1 = 𝑍𝐿 − 𝑍𝑀
𝑍𝐿0 = 𝑍𝐿 + 2𝑍𝑀
3
𝑍𝐿1 is line positive-sequence impedance
𝑍𝐿0 − 𝑍𝐿1
𝑍𝑀 =
3
𝑍 −𝑍 𝑍𝐿0 −𝑍𝐿1
Hence, 𝑈̇𝐴 = 𝐼𝐴̇ × 𝑍𝐿1 + (𝐼𝐴̇ + 𝐼𝐵̇ + 𝐼𝐶̇ ) × 𝐿0 3 𝐿1 = (𝐼𝐴̇ + 3𝐼0̇ × 3×𝑍 ) × 𝑍𝐿1
𝐿1
𝑍𝐿0 − 𝑍𝐿1
𝐾0 =
3 × 𝑍𝐿1
For parallel double-circuit lines, due to mutual inductance of zero-sequence current from the
adjacent line, phase-to-ground characteristics of distance protection will be affected.
ZL1
Z
I
3I0I ZM0
II
3I0II
Where:
Due to mutual inductance of zero-sequence current from the adjacent line, the error item
̇ × 𝑍𝑀0 is imported. According to the actual application, 𝐾0 and the setting range of distance
3𝐼0𝐼𝐼
protection shall be adjusted reasonably to avoid undesired operation.
3 3.11.5 Load Encroachment
When distance protection is used to protect long, heavily loaded lines, the risk of encroachment of
the load impedance into the tripping characteristics of the distance protection may exist. A load
encroachment characteristics for all zones is used to exclude the risk of unwanted fault detected
by distance protection during heavy load flow. As shown in Figure 3.11-17, if the measured
impedance locates in the load area, distance protection will be blocked.
jX
φLoad φLoad
Load Area Load Area
R
O
RLoad RLoad
Two settings are equipped to exclude the encroachment of the load impedance:
These values are common for all zones, and independent settings are provided to phase-to-ground
and phase-to-phase characteristics.
When power swing occurs on the power system, the impedance measured by the distance
measuring element may vary from the load impedance area into the operating zone of the distance
element. The distance measuring element may operate due to the power swing occurs at many
points of interconnected power systems. To keep the stability of whole power system, tripping due
to operation of the distance measuring element during a power swing is generally not allowed.
Distance protection adopts power swing blocking releasing to avoid maloperation resulting from
power swing. In another word, distance protection is blocked all along under the normal condition
and power swing when the respective logic settings are enabled. Only when fault (internal fault or
power swing with internal fault) is detected, power swing blocking for distance protection is released
by PSBR element.
Power swing blocking for distance element will be released if any of the following PSBR elements
operates. Each distance zone element has respective setting for selection this function.
If any of the following condition is matched, FD PSBR will operate for 160ms.
Positive-sequence current is lower than the setting [21L.I_PSBR] before general fault detector
element operates.
As shown in figure below, assuming that normal load impedance locates at position 1 and the
impedance locates at position 2 when positive-sequence current is lower than the setting
[21L.I_PSBR], it means FD operates between point 1 and point 2 if operation condition for FD
PSBR mentioned above is fulfilled (point 3 as an example), and then FD PSBR will operate for
160ms.
[21.I_PSBR]
FD
Normal load
impedance
Point 1
Point 2
Point 3
I0+I2>m×I1
The “m”, an empirical value, is internal fixed coefficient which can ensure UF PSBR operation
during power swing with internal unsymmetrical fault, while no operation during power swing or
power swing with external fault.
This decision mainly utilizes the "discrepancy" that there is no negative-sequence or zero-sequence
current during power swing, and there are negative-sequence and zero-sequence currents in case
of asymmetric fault. In addition, value of m is used to differentiate internal asymmetric fault and
external asymmetric fault in case of power swing.
⚫ In case of power swing or both power swing and external fault, asymmetric fault discriminating
In case of power swing but no fault, I0 and I2 are near zero, but I1 is very large. Asymmetric fault
discriminating element will not operate.
In case of both power swing and external fault, if center of power swing is in scope of protection,
both phase-to-phase and grounding impedance relays may operate. At this time, selection of value
of m is used to ensure no operation of asymmetric fault discriminating element, blocking of distance
protection, and no incorrect operation without selectivity. If power swing center is not on this line,
distance protection will not operate incorrectly without selectivity due to power swing.
⚫ In case of internal asymmetric fault, asymmetric fault discriminating element operates and
3 distance protection will be release to clear internal fault:
In case of both power swing and internal fault, if at the instant of short circuit, system electric
potential angle is not laid out, asymmetric fault discriminating element will operate at once. If at the
instant of short circuit, system electric potential angle is laid out, asymmetric fault discriminating
element will operate when system angle gradually decreases, or local side tripping may be
activated after immediate operation of opposite side asymmetric fault discriminating element and
releasing of distance protection tripping. In case of normal internal asymmetric phase-to-phase or
grounding fault in the system, relatively large zero-sequence or negative-sequence component will
exist. At this time, the above equation is true and distance protection will be released.
If a three-phase fault occurs and FD PSBR is invalid (160ms after FD operates), neither FD PSBR
nor UF PSBR will be able to release the distance protection. Thus, SF PSBR is provided for this
case specially. This detection is based on measuring the voltage at power swing center, during
power swing, U1cosΦ will constantly change periodically.
UOS=U1×COSΦ
Where:
As shown in the figure below, assume system connection impedance angle of 90°, current vector
will be perpendicular to the line connecting EM and EN, and have the same phase as power swing
center voltage. During normal operation of system or power swing, U1cosΦ just reflects positive-
sequence voltage of power swing center. In case of 3-phase short circuit, U1cosΦ is voltage drop
on arc resistor, transition resistance is arc resistance, and voltage drop on arc resistor is less than
5%UN. In actual system, line impedance angle is not 90°. Through compensation of angle Φ, power
swing center voltage can be measured accurately. After compensation, power swing center voltage
is U1cos(Φ+90o-ΦL), where ΦL is line impedance angle.
I
EM U EN
UOS
During power swing, power swing center voltage U1cosΦ has the following characteristics: When
electric potential phase angle difference between power supplies at two sides is 180 o, U1cosΦ=0
and change rate dU1cosΦ/dt is the maximum. When this phase angle difference is near 0o, power
swing center voltage change rate dU1cosΦ/dt is the minimum. During short circuit, U1cosΦ remains 3
unchanged and dU1cosΦ/dt=0. However, in early stage of short circuit when normal state enters
short circuit state, dU1cosΦ/dt is very large. Therefore, use of dU1cosΦ/dt solely to differentiate
power swing and short circuit is not complete.
For these reasons, the method to release distance protection on condition that power swing center
voltage U1cosΦ is less than a setting and after a short delay can be used as symmetric fault
discriminating element. This element can accurately differentiate power swing and 3-phase short
circuit fault, and constitute a complete power swing blocking scheme with other elements. The
element to open distance protection if U1cosΦ is less than a certain setting and after a delay is
easy to realize and has short delay, and can trip fault more quickly and accurately trip 3-phase
short circuit fault during power swing.
The second criterion is a backup of the first criterion allowing longer monitoring period of voltage
variation. To reduce the time delay for SF PSBR element during power swing, the change rate of
voltage at power swing center is also used which can release SF PSBR element quickly for the
fault occurred during power swing. The typical release time is less than 60ms.
Zero-sequence current is used to distinguish between earth fault and phase-to-phase fault. For earth
fault, associating the angle relation between I0 and I2A, the operating phase of distance protection can
determine faulty phase. For phase-to-phase fault, the faulty phase is detected by the operating phase
and the relative relationship among the different distance elements.
I2
1) −30° < 𝐴𝑟𝑔 < 30° phase-A fault region is selected
I0
I2
2) 90° < 𝐴𝑟𝑔 < 150° phase-C fault region is selected
I0
I2
3) 210° < 𝐴𝑟𝑔 < 270° phase-B fault region is selected
3 I0
I2/I0
CG
30˚
30˚
30˚ AG
30˚
I2/I0
30˚
30˚
BG
I2/I0
For single-phase earth fault, after confirming the fault region, the faulty phase is determined by the
distance element. For example, the logic of faulty phase selection for AG fault is shown as below.
I2
1) −90° < 𝐴𝑟𝑔 < 30° phase-BC fault region is selected
I0
I2
2) 30° < 𝐴𝑟𝑔 < 150° phase-AB fault region is selected
I0
I2
3) 150° < 𝐴𝑟𝑔 < 270° phase-CA fault region is selected
I0
I2/I0
ABG
30˚ 90˚
30˚ BCG
90˚ I2/I0
90˚
30˚
3
CAG
I2/I0
For two-phases earth fault, after confirming the fault region, the faulty phases are determined by the
distance elements. For example, the logic of faulty phase selection for ACG fault is shown as below.
For phase-to-phase fault, zero-sequence current is not existed, so the faulty phases are determined by
the distance elements. For example, the logic of faulty phase selection for AB fault and for ABC fault
are shown as below.
SIG Zab<Zca
&
SIG Phase-AB distance element AB fault
Figure 3.11-22 Logic of faulty phase selection for AB fault and ABC fault
For distance protection with time delay, for example, zone 2, the time delay of phase-to-ground
distance element is shared by phase A, phase B and phase C, and the time delay of phase-to-
phase distance element is shared by phase AB, phase BC and phase CA.
When there is a transferring fault, operating time of distance protection with time delay is subject
to the beginning of the first fault. For example:
If the time delay of zone 2 of phase-to-ground distance element is set as 400ms, zone 2 of phase-
to-ground distance element will operate at T=400ms not T=500ms. However, time delay of each
zone of distance protection is independent.
21L
21L.Enable 21L.On
21L.Block 21L.Blocked
21Li.Enable 21L.Valid
21Li.Block 21Li.On
21Li.ZG.Enable 21Li.Op
21Li.ZG.Block 21Li.Op.PhA
3
21Li.ZP.Enable 21Li.Op.PhB
21Li.ZP.Block 21Li.Op.PhC
21Li.En_ShortDly 21Li.ZG.StA
21Li.Blk_ShortDly 21Li.ZG.StB
21Li.En_PSBR 21Li.ZG.StC
21Li.Blk_PSBR 21Li.ZP.StAB
21Li.ZP.StBC
21Li.ZP.StCA
21L.PilotFwd.ZG.StA
21L.PilotFwd.ZG.StB
21L.PilotFwd.ZG.StC
21L.PilotFwd.ZP.StAB
21L.PilotFwd.ZP.StBC
21L.PilotFwd.ZP.StCA
21L.PilotRev.ZG.StA
21L.PilotRev.ZG.StB
21L.PilotRev.ZG.StC
21L.PilotRev.ZP.StAB
21L.PilotRev.ZP.StBC
21L.PilotRev.ZP.StCA
3.11.11 Logic
SIG Fail_Device
&
SIG 21L.Valid 21L.Valid
&
SIG 21Li.Enable
SIG 21Li.Block
3
EN [21Li.ZG.En]
& &
& 21Li.ZG.Enabled
SIG 21Li.ZG.Enable
SIG 21Li.ZP.Block
SIG VTS.Alm
&
>=1 21Li.ZP.Enabled
SIG Prot.BI_En_VT &
EN [Prot.En_VT]
SIG 21Li.Block_ShortDly
&
EN [21Li.En_ShortDly] 21Li.Enabled_ShortDly
SIG 21Li.On
SIG 21L1.ZG.Enabled
&
SIG FD.Pkp Flag.21L1.ZG
EN [21L1.ZG.En_3I0] >=1
SET 3I0>[FD.ROC.3I0_Set]
EN [21L1.ZG.En_NeuDir_Blk] &
& &
SET 50/51G.RevDir.Op 21L1.Flg_PSBR_ZG
EN [21L1.ZG.En_NegDir_Blk] &
3
SET 50/51Q.RevDir.Op
SIG 21L1.ZG.StA
&
SET Ia>0.04In
SIG 21L.LoadEnchPG.StA
SIG 21L1.ZG.StB
& >=1
SET Ib>0.04In
SIG 21L.LoadEnchPG.StB
SIG 21L1.ZG.StC
&
SET Ic>0.04In
SIG 21L.LoadEnchPG.StC
"21L.LoadEnchPG.StA" means that phase-to-ground measured impedance is inside the load area.
(phase A)
"21L.LoadEnchPG.StB" means that phase-to-ground measured impedance is inside the load area.
(phase B)
"21L.LoadEnchPG.StC" means that phase-to-ground measured impedance is inside the load area.
(phase C)
SIG 21L1.ZP.Enabled
&
SIG FD.Pkp Flag.21L1.ZP
EN [21L1.ZP.En_NegDir_Blk] &
SIG 50.51G.RevDir.Op
SIG 21L1.ZP.StAB
&
SET Iab>0.04In
SIG 21L.LoadEnchPP.StAB
SIG 21L1.ZP.StBC
& >=1
&
21L1.Flg_PSBR_ZP
3
SET Ibc>0.04In
SIG 21L.LoadEnchPP.StBC
SIG 21L1.ZP.StCA
&
SET Ica>0.04In
SIG 21L.LoadEnchPP.StCA
"21L1.ZP.StAB" means that zone 1 of phase-to-phase distance element starts. (phase AB)
"21L1.ZP.StBC" means that zone 1 of phase-to-phase distance element starts. (phase BC)
"21L1.ZP.StCA" means that zone 1 of phase-to-phase distance element starts. (phase CA)
"21L.LoadEnchPP.StAB" means that phase-to-phase measured impedance is inside the load area.
(phase AB)
"21L.LoadEnchPP.StBC" means that phase-to-phase measured impedance is inside the load area.
(phase BC)
"21L. LoadEnchPP.StCA" means that phase-to-phase measured impedance is inside the load
area. (phase CA)
SIG 21Li.ZG.Enabled
&
SIG FD.Pkp Flag.21Li.ZG
EN [21Li.ZG.En_3I0] >=1
SET 3I0>[FD.ROC.3I0_Set]
EN [21Li.ZG.En_NeuDir_Blk]
&
SET [21Li.DirMode]=Forward & & 21Li.Flg_PSBR_ZG
>=1
SIG 50/51G.RevDir.Op
3 SET [21Li.DirMode]=Reverse &
SIG 50/51G.FwdDir.Op
EN [21Li.ZG.En_NegDir_Blk]
&
SET [21Li.DirMode]=Forward & &
>=1
SIG 50/51Q.RevDir.Op
SIG 50/51Q.FwdDir.Op
SIG 21Li.ZG.StA
&
SET Ia>0.04In
SIG 21L.LoadEnchPG.StA
SIG 21Li.ZG.StB
& >=1
SET Ib>0.04In
SIG 21L.LoadEnchPG.StB
SIG 21Li.ZG.StC
&
SET Ic>0.04In
SIG 21L.LoadEnchPG.StC
SIG 21Li.ZP.Enabled
&
SIG FD.Pkp Flag.21Li.ZP
EN [21Li.ZP.En_NegDir_Blk]
SIG 50/51Q.FwdDir.Op
SIG 21Li.ZP.StAB
3
&
SET Iab>0.04In
SIG 21L.LoadEnchPP.StAB
SIG 21Li.ZP.StBC
& >=1
SET Ibc>0.04In
SIG 21L.LoadEnchPP.StBC
SIG 21Li.ZP.StCA
&
SET Ica>0.04In
SIG 21L.LoadEnchPP.StCA
"21Li.ZP.StAB" means that zone i of phase-to-phase distance element starts. (phase AB)
"21Li.ZP.StBC" means that zone i of phase-to-phase distance element starts. (phase BC)
"21Li.ZP.StCA" means that zone i of phase-to-phase distance element starts. (phase CA)
[21Li.ZG.t_Op] 0 >=1
SIG 21Li.Rls_PSBR & 21Li.ZG.Op
&
SIG Flag.21Li.ZG [21Li.ZG.t_ShortDly] 0 >=1
21Li.Op
[21Li.ZP.t_Op] 0 >=1
& 21Li.ZP.Op
&
SIG Flag.21Li.ZP [21Li.ZP.t_ShortDly] 0
SIG 21Li.Enabled_ShortDly
SIG 21Li.Flg_PSBR
EN [21Li.En_PSBR]
>=1
SIG -0.03Un<U1cosΦ<0.08Un 150ms 0 &
>=1 21Li.Rls_PSBR
SIG -0.1Un<U1cosΦ<0.25Un 500ms 0
>=1
&
SIG |I0|+|I2|>m×I1
SIG 21Li.Flg_PSBR
"21Li.Rls_PSBR" is the releasing signal of power swing blocking element for zone i of distance
protection.
"21Li.Flg_PSBR_ZG" is the operating condition of power swing blocking element for zone i of
phase-to-ground distance element.
"21Li.Flg_PSBR_ZP" is the operating condition of power swing blocking element for zone i of
phase-to-phase distance element.
3.11.12 Settings
Table 3.11-3 Settings of distance protection
3
21L.Ang_Beta 5~30 1 ° 15
phase-to-ground distance
element
Phase-to-ground angle setting of
load trapezoid characteristics, it
should be set according to the
21L.LoadEnch.ZG.phi 5~50 1 ° 12
maximum load area angle
(φLoad_Max), φLoad_Max+5° is
recommended.
Phase-to-ground resistance
setting of load trapezoid
characteristics, it should be set
21L.LoadEnch.ZG.R_Set (0.000~4Unn)/In 0.001 Ω 40.000
according to the minimum load
resistance, 70%~90% minimum
load resistance is recommended.
Phase-to-phase angle setting of
load trapezoid characteristics, it
should be set according to the
21L.LoadEnch.ZP.phi 5~50 1 ° 12
maximum load area angle
(φLoad_Max), φLoad_Max+5° is
recommended.
Phase-to-phase resistance
setting of load trapezoid
characteristics, it should be set
21L.LoadEnch.ZP.R_Set (0.000~4Unn)/In 0.001 Ω 40.000
according to the minimum load
resistance, 70%~90% minimum
load resistance is recommended.
Current setting for power swing
21L.I_PSBR (0.050~40.000)×In 0.001 A 1.000
blocking releasing
Mho Characteristics option of phase-
21L.ZG.Opt_Characteristic Mho
Quad to-ground distance element
Mho Characteristics option of phase-
21L.ZP.Opt_Characteristic Mho
Quad to-phase distance element
Forward Direction option for zone i of
21Li.DirMode Forward
Reverse distance protection (i=2~6)
3 overcurrent protection
(phase-to-phase)
Enabling/disabling load
Disabled trapezoid characteristics for
21L.PilotFwd.LoadEnch.ZP.En Enabled
Enabled forward pilot distance zone
(phase-to-phase)
Enabling/disabling forward
Disabled
21L.PilotFwd.En_PSBR Enabled pilot distance zone controlled
Enabled
by PSBR
Enabling/disabling forward
Disabled
21L.PilotFwd.En_ReacLine Disabled pilot distance zone controlled
Enabled
by the reactance line
Real component of zero-
sequence compensation
21L.PilotRev.Real_K0 -4.000~4.000 0.001 0.660
coefficient for reverse pilot
distance zone
Imaginary component of
zero-sequence
21L.PilotRev.Imag_K0 -4.000~4.000 0.001 0.000
compensation coefficient for
reverse pilot distance zone
Phase angle of positive-
21L.PilotRev.phi1_Reach 30~89 1 ° 78 sequence impedance for
reverse pilot distance zone
Downward offset angle of the
reactance line for reverse
21L.PilotRev.ZG.RCA 0~45 1 ° 12
pilot distance zone (phase-to-
ground)
Impedance setting of reverse
21L.PilotRev.ZG.Z_Set (0.000~4Unn)/In 0.001 Ω 10.000 pilot distance zone (phase-to-
ground)
Resistance setting of
quadrilateral reverse pilot
21L.PilotRev.ZG.R_Set (0.000~4Unn)/In 0.001 Ω 10.000
distance zone (phase-to-
ground)
Series compensation is applied to long distance transmission lines to improve power system
stability and increases the power transfer capability of transmission lines and so on. However,
series compensation has also brought a series of new problems to the operation and protection of
transmission line. Series compensation destroys the uniformity of transmission line impedance,
because it is a centralized capacitive reactance, make the phase relationship between voltages
and currents be changed, which has influence on the protection functions.
In general, it is relatively good to the protection functions that the series compensation is equipped
in middle of transmission line, but not convenient to operation maintenance. It is convenient to
operation maintenance that the series compensation is equipped in both ends of transmission line,
but has strong influence on the protection function.
C
+ -
MOV
GAP
Series capacitor bank is composed of several capacitors in series and parallel, which is the core
component of series compensation system. In general, the compensation degree of series
compensation system is about 30%~40%.
MOV is the main protection element of the series capacitor bank. Because MOV has the nonlinear
characteristics of voltage-current, when the fault current is large, MOV will conduct timely to reduce
the voltage at both ends of series capacitor bank to prevent the series capacitor bank from being
broken down due to the high voltage.
The shunt GAP is used to protect series capacitor bank and MOV. When MOV's current and energy
exceed the threshold, GAP will discharge and bypass series capacitor bank and MOV.
The bypass circuit breaker is mainly used to control the switching state of series capacitor bank
and decide whether to put series compensation system into service. Because GAP itself does not
have the ability to extinguish the arc, in order to enhance the GAP's ability to extinguish the arc, a
bypass circuit breaker is added in series compensation system to extinguish the arc by shorting
GAP and protect series compensation system.
The damping circuit is composed of resistance and inductance in parallel, during GAP discharge,
the discharge current rising too fast and easy to achieve bigger current value, in order to prevent
3
the damage to other devices by the discharge current, so the damping circuit is added to suppress
the rising velocity of GAP's discharge current, so as to reduce the risk of the damage to the device.
The series capacitor is a centralized capacitive reactance, and shortens the physical distance of
transmission line, which results that the measurement impedance of underreaching distance
protection may be beyond the whole line, so as to cause maloperation for external fault. As shown
in Figure 3.12-2, when the series capacitor is put into service, the series capacitor will make the
short-circuit impedance step mutation if the short-circuit fault occurs.
-jXC
ZL1 ZL2
jX
-jXC
ZL1
ZL2
As shown in Figure 3.12-3, for IED 1, according to the conventional setting method, zone 1 of
distance protection should be about 80% of the whole line. If the short-circuit fault occurs after the
series capacitor, it is assumed that the fault occurs at point K, and the series capacitor leads to the
reduction of the measured impedance, the device incorrectly considers it as internal fault and
misoperate. Therefore, the influence from the series capacitor should be considered when calculate
the setting of zone 1 of distance protection.
1 2 3 K 4
EM EN
M Q N
2. Voltage reversal
3 The voltage distribution in series compensated line is briefly analyzed as follows. As shown in
Figure 3.12-4, when a metal earth fault occurs at point K, it is not considered that the series
capacitor is bypassed due to internal protection, and the voltage on side N is calculated as follows:
𝑍𝐿2 − 𝑍𝐶
𝑈̇𝑁 = × 𝐸̇𝑁
𝑍𝑁 + 𝑍𝐿2 − 𝑍𝐶
Where:
IM IN
K
EM EN
ZM ZN
M N
UM
UQ
EM F EN
UN
In series compensented line, if the fault occurs close to series compensation system, then the total
impedance between VT and the fault point is capacitve (i.e., ZC>ZL2 and ZC<ZN+ZL2), and the
voltage distribution is shown in Figure 3.12-4. At this point, the phase of measured voltage UN
reverses 180° comparing with normal phase (no series compensation), i.e., voltage reversal.
In series compensation system, those protection functions using the voltage quantity, such as,
distance protection, directional element, normal selectivity will be affected when the voltage is
reverse.
3. Current reversal
In series compensated line, using busbar voltage as the reference, the short-circuit current may
leads the voltage, about 180°, i.e., current reversal. When the zero-sequence impedance and
negative-sequence impedance of the system is smaller than the capacitive reactance of the line,
zero-sequence and negative-sequence current measured by the device will also be reverse. When
the fault resistance is small, MOV is conducted, and the equivalent capacitive reactance of series
compensation system is reduced, the current reversal will not occur.
The current reversal generally occurs near the series capacitor connected to the large system with
large fault resistance. As shown in Figure 3.12-4, when a metal earth fault occurs at point K, it is
not considered that the series capacitor is bypassed due to internal protection, the total impedance
from the fault point to side N is capacitive when ZC>ZN+ZL2, i.e, current reversal.
3
Those protections using the current quantity, such as, distance protection, directional element,
current differential protection, normal selectivity will be affected when the current is reverse.
When a fault happens to the system with series compensation, and the fault point is behind the series
capacitor, external busbar fault in forward direction as shown in Figure 3.12-5, the voltage variation of
the fault point adds ZC×I1 comparing with the system without series compensation. ZC is the impedance
of series capacitor. Assume that U|o| is pre-fault voltage of the fault point.
𝛥𝑈𝑜𝑝 = 𝑈|0| + 𝑍𝐶 × 𝐼1
So the voltage variation of setting point is greater than the threshold value, leads DPFC distance
protection to overreaching operation for external fault. In order to prevent DPFC distance protection from
overreaching, the threshold value is set as "U|0|+[U_Mov_Prot]" with a certain margin.
21D.Z_Set
UM
C
I1
ZC×I1
ΔUop U|o|
UM C
Z1 I1
I2
UM C
3 As shown in Figure 3.12-6, when an external fault occurs behind the series capacitor, the series
capacitor will make the measured impedance become small if the forward direction of the device
includes the series capacitor, which will lead underreaching distance protection (zone 1 of distance
protection) to overreaching.
The device provides the setting [U_Mov_Prot], and protecting range of zone 1 of distance protection will
be adjusted in real-time based on the setting and the current (I1) flowing through where the device
located. The setting of zone 1 of distance protection is set as 70%~85% of line impedance not including
the series capacitor, the actual protecting range reduces:
[𝑈_𝑀𝑂𝑉_𝑃𝑟𝑜𝑡]
𝑍𝑠𝑐 = | |
√2 × 𝐼1
Zone 1 of distance protection and DPFC distance protection share the setting [U_Mov_Prot], which is
set based on the peak value of MOV's polarizing voltage.
The reactance compensation changes in real-time with the fault current. When the fault level is relatively
low due to the fault resistance, the fault current is relatively small and the possibility of MOV operating
is small, it is easier to overreaching, so the compensation degree is higher.
For a fault with the series capacitor in reverse direction, underreaching DPFC distance element may
maloperate when the setting value is too small. An overreaching DPFC distance element is equipped,
the setting [21D.Z_Overreach] is set to reach system impedance in remote end, and ensure no
maloperation for a short-circuit with the series capacitor in reverse direction. The logic relationship
between underreaching DPFC distance element and overreaching DPFC distance element is "AND" to
prevent DPFC distance protection from maloperation for the fault in reverse direction. Both
underreaching DPFC distance element and overreaching DPFC distance element will operate for the
fault in forward direction.
In the event of three-phase fault, undervolatge distance element will maybe operate. In order to ensure
that distance protection operates reliably, memorized positive-sequence voltage is selected as the
polarized voltage. However, for the series compensated line, in the case of high voltage, the voltage
reversal may cause incorrect direction judgement, so as to lead to undesired operation or miss operation.
In order to resolve the influence of voltage reversal on distance element, memorized positive-sequence
voltage will always be adopted as polarized voltage for any cases (not only for undervoltage distance
element).
XC
3
X'S0
′
When XS0 < XC and zero-sequence voltage is reverse, zero-sequence voltage should be compensated.
The compensation equation is U0′ = U0 − I0 × jX0com . The device provides the setting
[50/51G.DIR.Z0_Comp], which can be set as XC. Because line zero-sequence impedance is greater
than line positive-sequence impedance, it only compensates a little part of transmission line, so the
directionality is not lost for reverse fault.
For non series compensated line, series compensation is not equipped in local end, or series
compensation is equipped in local end but the measured voltage is from busbar VT, the settings
[50/51G.DIR.Z0_Comp] and [50/51Q.DIR.Z2_Comp] can be set as "0" because no voltage reversal
happens.
When the disturbance happens to the power system because of some reason (such as short circuit,
fault clear, power supply injecting or separating, etc.), the phase angle difference of the electric
potential between the synchronous generators of parallel operation will change with time, and the
voltage of each node and the current of each circuit in the system also change with time, this
phenomenon is called oscillation. The oscillation that can keep system stably and synchronously
operate is called synchronous oscillation, and that leads to lose synchronization and that the
system can't normally operate is called asynchronous oscillation.
For the power grid of loss synchronous, the voltage of each node in the tie line that synchronous
or asynchronous oscillation happens to will oscillate periodically, and where the voltage oscillation
is the most violent in each tie line is the center of synchronous or asynchronous oscillation. In
general, the voltage oscillation is more violent more close to the oscillation center. Out-of-step
center is the point where the lowest voltage appears in the tie line of asynchronous oscillation in
the process of out-of-step oscillation, i.e., the oscillation center of the tie line of asynchronous
3 oscillation. The phase angle of bus voltage difference on either side of out-of-step center will
change within 0°~180°~360° periodically. Considering the selectivity, the separation should be
performed within 2~3 out-of-step period or the corresponding time delay after the system is out of
step, otherwise the out-of-step oscillation among multiple generators may is developed, further
expanding the accident, so as to cause system separation even collapse accident. So when the
out-of-step operation time or oscillation times is greater than specified value, out-of-step protection
should operate to separate.
In the event that the interconnected system is out-of-step, the system can be reduced as a dual-
machine system as shown in Figure 3.13-1.
EM U EN
I
ZLine
1. The potential of the two machines are EM and EN respectively, and their amplitude are both
equal to E1.
Taking EN as reference vector, whose initial phase angle is 0° and angle velocity is ω. At the side
M, the initial phase angle of equivalent potential EM is α (i.e., during normal operation condition, the
system′s power angle δ is α), whose increment of the angle velocity is Δω relative to side N, so
𝐸𝑁 = 𝐸1 × 𝑐𝑜𝑠( 𝜔 × 𝑡)
𝐸𝑀 = 𝐸1 × 𝑐𝑜𝑠( (𝜔 + 𝛥𝜔) × 𝑡 + 𝛼)
𝛿 = 𝛥𝜔 × 𝑡 + 𝛼
The equivalent system vector diagram of Figure 3.13-1 is illustrated in Figure 3.13-2.
EM U Ucosφ EN
Uscv
E1 E1
φ
½δ
𝛿
𝑈𝑆𝐶𝑉 = 𝑈 × 𝑐𝑜𝑠 𝜑 = 𝐸1 × 𝑐𝑜𝑠
2
In the case that the system is in synchronous condition, Δω=0, the voltage of oscillation center
maintains be unchanged, that is:
𝛼
𝑈𝑆𝐶𝑉 = 𝑐𝑜𝑠
2
𝑑𝑈𝑆𝐶𝑉 𝐸1 𝛿 𝑑𝛿
= − × 𝑠𝑖𝑛 ×
𝑑𝑡 2 2 𝑑𝑡
The above equation describe the relationship between the voltage change rate of oscillation center
and system slip frequency dδ/dt , which indicates the voltage variation of oscillation center is
independent of system impedance.
When the power angle is 180°, the voltage variation of oscillation center is maximum, and when
the power angle is 0°, the voltage variation of oscillation center is minimum. In the case that the
system is in out-of-step condition, the voltage of oscillation center varies periodically with the
oscillation cycle as 180°, that is:
⚫ If the value of Δω is larger than 0, namely accelerating out-of-step condition, the variation trend
of δ is 0°-360°(0°)-360°, the variation curve of oscillation center voltage is shown in Figure
3.13-3.
⚫ If the value of Δω is less than 0, namely decelerating out-of-step condition, the variation trend
of δ is 360°-0°(360°)-0°, the variation curve of oscillation center voltage is shown in Figure
3.13-4.
t
0
-1
3 U
t
0
-1
According to the above analysis, it can be shown that there is certain functional relation between
the oscillation center voltage and power angle δ, thus the oscillation center voltage (Ucosφ) can
be used to reflect the variation of power angle. Power angle varies continuously as an electrical
quantity. As a result, the oscillation center voltage varies continuously during out-of-step
oscillation, crossing the zero point. However, sudden variation or discontinuous change is a
distinguished feature of oscillation center voltage during fault occurrence or clearance. During
synchronous oscillation, the oscillation center voltage also varies continuously but it does not
cross the zero point. Therefore, the oscillation center voltage can be used to discriminate
among out-of-step oscillation, short-circuit fault and synchronous oscillation.
The variation range of oscillation center voltage (Ucosφ) can be divided into seven zones on the
variation plane, as shown in Figure 3.13-5. From the above analysis, the variation rules of
oscillation center voltage (Ucosφ) during out-of-step oscillation are as follows:
U U
1 1
0 0
1 1
2 2
3 3
t t
0 4 0 4
5 5
6 6
-1
0 0
-1
I'
EM U EN
U cos
2
In order to locate the distance between the oscillation center and where the device is equipped,
setting impedance measurement element is used to confirm the operation range of separation
device, the operation characteristic of zone relay based on impedance discrimination is shown
in Figure 3.13-7.
ZM ZLine ZN
EM 52 52 EN
I U
PCS-931S
ZRev ZFwd
Where:
ZFwd is the impedance from zone relay location to side-N system, i.e., [78.Z_Fwd]
ZRev is the impedance from zone relay location to side-M system, i.e., [78.Z_Rev]
jX
ZN
[78.Z_Fwd]
R
[78.Z_Rev]
δ O
ZM
The measured impedance is the impedance of phase-BC, zone relay meets the operation criterion
when the measured impedance is within the range of operation characteristic. Out-of-step
protection will operate when both zone relay and out-of-step relay operate.
In order to prevent out-of-step protection from being initiated under normal conditions, the device
calculates in real-time the voltage vector of two points (point A and point B) based on measured
voltage and current, so as to calculate the phase angle between two voltage (δ), which participates
in logic discrimination of out-of-step protection.
78
78.Enable 78.On
78.Block 78.Blocked
78.Clr_Counter 78.Valid
78.St
78.Op
3
3.13.3 I/O Signals
Table 3.13-1 Input signals of out-of-step protection
3.13.4 Logic
EN [78.En] &
78.On
SIG 78.Enable
&
SIG 78.Block >=1 78.Blocked
SIG Fail_Device
&
78.Valid
In order to prevent out-of-step protection from maloperation under normal conditions or faulty
conditions, the system will be thought as oscillation only the following conditions are all met.
2. Three phase currents are all greater than 0.12In (In is rated phase current.).
4. The power angle (δ) is greater than the minimum start angle ([78.Phi_Start]).
In order to prevent the circuit breaker from abnormality caused by too high tripping current when
the system is out of step, the device provides the maximum tripping angle [78.Phi_Trp], and the
power angle δ should be less than the setting.
SIG 78.Valid
&
SIG VTS.Alm t1 t2 78.St
SIG Ia>0.12In
&
3 SIG Ib>0.12In &
SIG Ic>0.12In
&
SIG |δ|>[78.phi_Start]
SIG 8>dδ/dt>0.2
&
Counter>[78.N_Limit] >=1
SIG Ucosφ from + to -
SIG 78.Clr_Counter
&
Counter>[78.N_Limit]
SIG Ucosφ - to +
&
EN [78.En_Trp] 78.Op
>=1
SIG 78.Z_St
&
SIG 78.St
Where:
U1 is positive-sequence voltage.
t1 is the pickup time delay of discriminating oscillation, internal fixed value is 40ms.
t2 is the dropoff time delay of discriminating oscillation, internal fixed value is 3s.
"78.Z_st" means that the impedance characteristics of out-of-step protection meet the pickup
condition.
3.13.5 Settings
Table 3.13-3 Settings of out-of-step protection
This is especially critical if the fault occurs in the remote end of transmission line, since main
protection would not clear the fault until the time delay of backup protection have elapsed. In this
situation, however, the fastest possible clearance is required. Distance SOTF (switch onto fault)
protection is a complementary function to distance protection. With distance SOTF protection, a
fast trip is achieved for a fault on the whole line, when the line is being energized. It shall be
responsive to all types of faults anywhere within the protected line.
Distance SOTF protection shares pickup signal as initiation condition with distance protection. It is
selectable among zone 2, 3 or 4 of distance protection which is accelerated to trip by manual closing
or auto-reclosing, and they can enable or disable be controlled by power swing blocking. Distance
SOTF protection equips with independent time delay. Zone 2 of distance protection is fixedly
accelerated to trip by 1-pole AR. Zone 2 of distance protection is also accelerated to trip by pole
discrepancy condition. For single-phase fault, distance SOTF protection will accelerate to operate
if another fault happens to the healthy phase before auto-reclosing.
21SOTF
21SOTF.Enable 21SOTF.On
21SOTF.Block 21SOTF.Blocked
21SOTF.Valid
21SOTF.Op
21SOTF.Op_PDF
3
3.14.3 I/O Signals
Table 3.14-1 Input signals of distance SOTF protection
3.14.4 Logic
SIG Fail_Device
&
21SOTF.Valid
SIG 52b_PhA
>=1
SIG 52b_PhB
SIG 52b_PhC
&
SIG FD.Pkp
SET [SOTF.Opt_Mode_ManCls]=CBPos
>=1
SET [SOTF.Opt_Mode_ManCls]=ManClsBI/CBPos
SET [SOTF.Opt_Mode_ManCls]=All
SET [SOTF.Opt_Mode_ManCls]=ManClsBI
>=1
3
SET [SOTF.Opt_Mode_ManCls]=ManClsBI/CBPos
SET [SOTF.Opt_Mode_ManCls]=All
& >=1
SIG FD.Pkp 0 [SOTF.t_En] Manual closing signal
SIG ManCls
SIG Uc<[SOTF.U_Ddl]
SIG Ia<0.04In
&
SIG Ib<0.04In
SIG Ic<0.04In
Distance SOTF protection can be initiated by several cases, including manual closing signal, 3-
pole reclosing, 1-pole reclosing and pole discrepancy conditions. The device provides a variety of
accelerated tripping modes by manual closing signal, which can choose circuit breaker position,
external binary signal of manual closing or dead line check.
When the circuit breaker is in open position while the device does not pick up, then manual closing
signal will be kept for a certain time which is determined by the setting [SOTF.t_En], and distance
SOTF protection will be enabled.
2. External binary signal of manual closing (The setting [SOTF.Opt_Mode_ManCls] shall be set
as "ManClsBI", "ManClsBI/CBPos" or "All")
When external binary input of manual closing is energized, then manual closing signal will be kept
for a certain time which is determined by the setting [SOTF.t_En], and distance SOTF protection
will be enabled.
3. Dead line check (The setting [SOTF.Opt_Mode_ManCls] shall be set as "AutoInit" or "All")
If the device does not pick up, when three-phase current is smaller than 0.04In and three-phase
voltage is smaller than the setting [SOTF.U_Ddl] with the time delay [SOTF.t_Ddl], then manual
closing signal will be kept for a certain time which is determined by the setting [SOTF.t_En], and
distance SOTF protection will be enabled.
3 SIG FD.Pkp
&
&
[21SOTF.t_ManCls] 0 21SOTF.Op_ManCls
EN [21SOTF.Zi.En_ManCls] &
SIG 21Li.Flg_PSBR
Figure 3.14-4 Logic of distance SOTF protection by manual closing signal (i=2~4)
EN [21SOTF.Zi.En_3PAR]
& &
SIG 21Li.Flg_PSBR >=1
EN [21SOTF.Zi.En_PSBR]
&
SIG 21Li.Rls_PSBR
SIG 21L2.Rls_PSBR(A)
SIG 21L2.Rls_PSBR(B)
SIG 21L2.Rls_PSBR(C)
>=1 &
SIG 21L2.Rls_PSBR
EN [21SOTF.En_PDF]
3.14.5 Settings
Table 3.14-3 Settings of distance SOTF protection
3 21SOTF.Z4.En_PSBR
Disabled
Enabled
controlled by PSB of distance
Enabled SOTF protection for 3-pole
reclosing
Enabling/disabling zone 2 of
Disabled
21SOTF.Z2.En_1PAR Enabled distance SOTF protection for 1-pole
Enabled
reclosing
Time delay of distance protection
21SOTF.t_PDF 0.000~100.000 0.001 s 0.025 operating under pole discrepancy
conditions
Enabling/disabling distance SOTF
Disabled
21SOTF.En_PDF Disabled protection under pole discrepancy
Enabled
conditions
Undervoltage setting of deadline
SOTF.U_Ddl 0.000~100.000 0.001 V 30.000
detection
SOTF.t_Ddl 0.200~100.000 0.001 s 15.000 Time delay of deadline detection
Option of manual SOTF mode
ManClsBI: initiated by input signal
of manual closing
ManClsBI CBPos: initiated by CB position
CBPos ManClsBI/CBPos: initiated by
SOTF.Opt_Mode_ManCls ManClsBI/CBPos CBPos either input signal of manual closing
AutoInit or CB position
All AutoInit: initiated by no voltage
detection
All: initiated by both binary input
and no voltage detection
Phase overcurrent protection is widely used in power systems. It can be used as main protection
of the feeder, and can also be used as backup protection for power equipment such as transformers,
reactors, and motors. When a fault occurs in the system, a fault current will be generated and phase
overcurrent protection can reflect the increase of the fault current.
The device can provide six stages of phase overcurrent protection with independent logic. Each
stage can be independently set as definite-time characteristics or inverse-time characteristics. The
dropout characteristics can be set as instantaneous dropout, definite-time dropout or inverse-time
dropout. It can be chosen whether it is blocked by voltage control element or harmonic control
element. The direction control element can be set as no direction, forward direction and reverse
direction. Phase overcurrent protection picks up when the current exceeds the setting, and
operates after a certain time delay. Once the fault disappears, phase overcurrent protection will
dropout.
Phase overcurrent protection can operate to trip or alarm. For some specific applications, phase 3
overcurrent protection needs to be blocked by the external signal, so the device provides an input
signal to be used to block phase overcurrent protection.
EN [50/51Pi.En] &
50/51Pi.On
SIG 50/51Pi.Enable
&
SIG 50/51Pi.Block >=1 50/51Pi.Blocked
SIG Fail_Device
&
50/51Pi.Valid
SET Ia>0.95×[50/51Pi.I_Set]
>=1
SET Ib>0.95×[50/51Pi.I_Set] &
0 500ms &
SET Ic>0.95×[50/51Pi.I_Set]
50/51Pi.Pkp
SIG 50/51Pi.On
SIG 50/51Pi.Valid
&
FD.Pkp
SET [50/51Pi.Opt_Trp/Alm]=Alm
When a fault occurs at the remote end of a feeder, the fault current is relatively small, so the voltage
control element can be adopted to increase the sensitivity for this kind of fault. It can be enabled or
disabled via the setting [50/51Pi.En_Volt_Blk] (i=1~6). If VT circuit supervision is enabled and the
setting [50/51P.En_VTS_Blk] is set as "Enabled", the device will issue an alarm signal "VTS.Alm"
when VT circuit fails, and voltage control element will be blocked. If voltage control element is not
enabled, phase overcurrent protection will not be affected by VT circuit failure. The corresponding
3 EN [50/51P.En_VTS_Blk] &
>=1
SIG VTS.Alm
>=1
SIG Uab, Ubc, Uca & 50/51P.VCE.Op
criterion
Voltage
EN [Prot.En_VT]
Ua
[50/51P.DIR.phi_Min_Fwd]
Non-operating Ia
area
[50/51P.DIR.RCA]
Operating area in
reverse direction
[50/51P.DIR.phi_Max_Fwd]
[50/51P.DIR.phi_Min_Rev] Non-operating
area
In order to ensure the selectivity of phase overcurrent protection, direction control element is also
available. The setting [50/51Pi.Opt_Dir] (i=1~6) is used to select the direction characteristics for
each stage of phase overcurrent protection: no direction, forward direction and reverse direction
are selectable.
The polarized voltage is selectable by the setting [50/51P.Opt_PolarizedVolt]. Takes the phase A
fault as an example, if the setting [50/51P.DIR.Opt_PolarizedVolt] is set as "Up", its operating
characteristics is shown in Figure 3.15-4. The principle of phase B and phase C is the same. The
operation boundary of the forward direction element can be set by [50/51P.DIR.phi_Min_Fwd] and
[50/51P.DIR.phi_Max_Fwd]. The operation boundary of the reverse direction element can be set
by [50/51P.DIR.phi_Min_Rev] and [50/51P.DIR.phi_Max_Rev]. When positive-sequence voltage
or phase-to-phase voltage is used as polarized voltage, the operating characteristics is also the 3
similar.
The following table shows the relationship among the operating current, the polarized voltage and
the polarization mode. They are used to judge the fault in forward direction. If the system phase
sequence is "ACB", the angle difference under positive-sequence voltage polarization mode and
phase-to-phase voltage polarization mode is different, comparing with system phase sequence
"ABC".
In order to improve the reliability of direction control element, negative-sequence direction criterion
is provided for direction control element and used to judge the fault in reversal direction, which is
enabled in fixed and used integrated with the polarization modes mentioned above. Negative-
sequence direction criterion is shown in the table below.
The calculation of direction control element needs to judge the voltage threshold and the current
threshold. The direction judgement can be executed only when the operating current is greater than
the setting [50/51P.DIR.I_Min]. For different polarization mode, the selected operating current is
different, the specific principles are shown as the table blow. The memorized characteristics of the
direction control element can eliminate the dead zone for close up three-phase short-circuit fault.
When the polarized voltage is less than the minimum operating voltage setting [50/51P.DIR.U_Min],
positive-sequence voltage before two cycles is used to judge the direction. The polarized voltage
will not be used to judge the direction until it is greater than [50/51P.DIR.U_Min].
The logic of forward direction element and reverse direction element are shown in Figure 3.15-5.
EN [50/51P.En_VTS_Blk] &
3
>=1
SIG VTS.Alm
50/51P.FwdDir.Op
SIG Memorized U1
SET [50/51P.Opt_PolarizedVolt]
EN [Prot.En_VT]
SET Iop>[50/51P.DIR.I_Min]
EN [50/51P.En_VTS_Blk] &
>=1
SIG VTS.Alm
50/51P.RevDir.Op
SIG Memorized U1
SET [50/51P.Opt_PolarizedVolt]
EN [Prot.En_VT]
SET Iop>[50/51P.DIR.I_Min]
When the transformer is energized with no-load, the inrush current may be generated, which may
cause the maloperation of phase overcurrent protection. Because secondary harmonic component
is high in the inrush current but the secondary harmonic component is low in the fault current,
harmonic control element based on the secondary harmonic component is added to prevent phase
3 overcurrent protection from maloperation due to inrush current. For harmonic control element, the
harmonic blocking mode can be selected through the setting [50/51P.HMB.Opt_Blk], it can support
phase blocking, cross blocking, and maximum phase blocking. The corresponding relationship is
shown in the following table.
When the fundamental current is greater than the setting [50/51P.HMB.I_Rls], the corresponding
phase will be unblocked by harmonic control element. The logic of harmonic control element is
shown in Figure 3.15-6.
SET Imax>[50/51P.HMB.I_Rls]
SET [50/51P.HMB.Opt_Blk]
Phase overcurrent protection can operate instantaneously or with a fixed time delay. It can also
operate with inverse-time characteristics, and its characteristics curve complies with the standards
IEC 60255-3 and ANSI C37.112. Phase overcurrent protection can support definite-time
characteristics, IEC & ANSI standard inverse-time characteristics and user-defined inverse-time
characteristics, which are determined by the setting [50/51Pi.Opt_Curve] (i=1~6). The relationship
between the setting and the characteristics curve is shown in the table below.
When the setting [50/51Pi.Opt_Curve] is set as "UserDefine", it means that user-defined inverse-
time characteristics is selected. These settings [50/51Pi.K], [50/51Pi.C] and [50/51Pi.Alpha] are
valid, and the inverse-time operating curve is determined by the three settings.
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
[50/51Pi.t_Op]
I
[50/51Pi.I_Set]
When I>[50/51Pi.I_Set], phase overcurrent protection operates with a time delay [50/51Pi.t_Op],
and the operating characteristics curve is as shown in Figure 3.15-7.
⚫ Inverse-time characteristics
When I>[50/51Pi.I_Set], phase overcurrent protection begins to accumulate, and the operating time
is affected by the applied current I. The operating time will decrease with the current increasing,
but the operating time shall not less than the setting [50/51Pi.tmin] (i=1~6). The inverse-time
operating characteristics equation is:
[50/51𝑃𝑖. 𝐾]
𝑡= [50/51Pi.Alpha]
+ [50/51Pi. C] × [50/51Pi. TMS]
𝐼
( ) −1
{ [50/51Pi. I_Set] }
[50/51Pi.tmin]
I
[50/51Pi.I_Set] ID
When the applied current is not a fixed value, but changes with the time, the operating behavior of
inverse-time phase overcurrent protection is shown in the following equation.
𝑇0
1
∫ 𝑑𝑡 = 1
𝑡(𝐼)
0
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
When I<0.95×[50/51Pi.I_Set], phase overcurrent protection drops out with a time delay
[50/51Pi.t_DropOut], and the sequence diagram of definite-time dropout characteristic among start
signal, operating signal and the counter is as shown in Figure 3.15-9.
Start time
3
I>[50/51Pi.I_Set]
50/51Pi.St
50/51Pi.Op
Operating counter
[50/51Pi.t_DropOut]
[50/51Pi.t_DropOut] [50/51Pi.t_DropOut]
Dropout time
Dropout time
⚫ Inverse-time characteristics
𝑡𝑃
1
𝐼𝑡𝑝 = ∫ 𝑑𝑡
𝑡(𝐼)
0
If I<0.95×[50/51Pi.I_Set], phase overcurrent protection begins to drop out, and the dropout
characteristics meets the following equations.
𝑡𝑅
1
𝐼𝑡𝑝 = ∫ 𝑑𝑡
𝑡𝑅 (𝐼)
0
𝑡𝑟
𝑡𝑅 (𝐼) = 2 × [50/51Pi. TMS]
𝐼
1−( )
{ [50/51Pi. I_Set] }
tr is the dropout time coefficient, it is the dropout time required when the current drops to 0 after
3 phase overcurrent protection operates.
tr
I
[50/51Pi.I_Set]
If 0.95×[50/51Pi.I_Set]<I<[50/51Pi.I_Set], the counter will neither accumulate nor drop out. The
inverse-time dropout characteristics curve is shown in Figure 3.15-10.
Start time
I>[50/51Pi.I_Set]
50/51Pi.St
50/51Pi.Op
[50/51Pi.t_Op]
Phase overcurrent protection operating 3
Operating counter
Dropout time
Dropout time
The sequence diagram of inverse-time dropout characteristics among start signal, operating signal
and the counter is shown in Figure 3.15-11.
50/51P
50/51Pi.Enable 50/51Pi.On
50/51Pi.Block 50/51Pi.Blocked
50/51Pi.Valid
50/51Pi.St
50/51Pi.StA
50/51Pi.StB
50/51Pi.StC
50/51Pi.Op
50/51Pi.Op.PhA
50/51Pi.Op.PhB
50/51Pi.Op.PhC
50/51Pi.Alm
3.15.4 Logic
SET Ia>[50/51Pi.I_Set]
EN [50/51Pi.En_Volt_Blk]
SIG 50/51P.FwdDir.Op.PhA
selection
Direction
SIG 50/51P.RevDir.Op.PhA
SIG 50/51Pi.Pkp
SET [50/51Pi.Opt_Trp/Alm]=Trp
&
50/51Pi.Alm.PhA
SET [50/51Pi.Opt_Trp/Alm]=Alm
SIG 50/51Pi.StA
>=1
SIG 50/51Pi.StB 50/51Pi.St
SIG 50/51Pi.StC
SIG 50/51Pi.Op.PhA
>=1
SIG 50/51Pi.Op.PhB 50/51Pi.Op
SIG 50/51Pi.Op.PhC
SIG 50/51Pi.Alm.PhA
>=1
SIG 50/51Pi.Alm.PhB 50/51Pi.Alm
SIG 50/51Pi.Alm.PhC
3.15.5 Settings
Table 3.15-3 Settings of phase overcurrent protection
3 element
The minimum
boundary in forward
50/51P.DIR.phi_Min_Fwd 10~90 1 ° 90 direction of phase
overcurrent
protection
The maximum
boundary in forward
50/51P.DIR.phi_Max_Fwd 10~90 1 ° 90 direction of phase
overcurrent
protection
The minimum
boundary in reverse
50/51P.DIR.phi_Min_Rev 10~90 1 ° 90 direction of phase
overcurrent
protection
The maximum
boundary in reverse
50/51P.DIR.phi_Max_Rev 10~90 1 ° 90 direction of phase
overcurrent
protection
The voltage
polarization mode of
direction control
element
U2: negative-
U2
sequence voltage is
Upp
50/51P.DIR.Opt_PolarizedVolt Upp used as polarized
Up
voltage
U1
Upp: phase-to-phase
voltage is used as
polarized voltage
Up: phase-to-ground
voltage is used as
Phase current SOTF protection will operate to trip three-phase circuit breaker with a time delay of
[50PSOTF.t_Op] when manual closing or auto-reclosing. For in-line transformer application, large
inrush current generated during manual closing and auto-reclosing will lead to an undesired
operation of phase current SOTF protection. Second harmonic blocking can be selected by the
setting [50PSOTF.En_Hm2_Blk] to prevent maloperation due to inrush current.
When the percentage of second harmonic component to fundamental component of any phase
current is greater than the setting [50/51P.HMB.K_Hm2], second harmonic blocking element
operates to block phase current SOTF protection if the setting [50PSOTF.En_Hm2_Blk] is set as
"Enabled". Its operation criterion:
Where:
If fundamental component of any phase current is lower than the minimum operating current (0.1In),
then second harmonic calculation is not carried out and harmonic blocking element does not
operate. In order to improve the reliability, phase current SOTF protection can select phase voltage
element, phase-to-phase voltage element, zero-sequence voltage element and negative-sequence
voltage element as auxiliary criterion.
50PSOTF
50PSOTF.Enable 50PSOTF.On
50PSOTF.Block 50PSOTF.Blocked
50PSOTF.Valid
50PSOTF.Op
50PSOTF.St
50PSOTF.StA 3
50PSOTF.StB
50PSOTF.StC
3.16.4 Logic
SIG 50PSOTF.Enable &
50PSOTF.On
EN [50PSOTF.En]
&
SIG 50PSOTF.Block >=1 50PSOTF.Blocked
SIG Fail_Device
&
50PSOTF.Valid
SET Ia>[50PSOTF.I_Set]
>=1
SET Ib>[50PSOTF.I_Set]
SET Ic>[50PSOTF.I_Set]
EN [50PSOTF.En_Hm2_Blk]
SET Ua<[50PSOTF.Up_Set]
>=1
3
SET Ub<[50PSOTF.Up_Set] &
SET Uc<[50PSOTF.Up_Set]
EN [50PSOTF.En_Up_UV]
SET Uab<[50PSOTF.Upp_Set]
>=1 >=1
SET Ubc<[50PSOTF.Upp_Set] &
SET Uca<[50PSOTF.Upp_Set]
EN [50PSOTF.En_Upp_UV]
EN [50PSOTF.En_3U0_OV]
EN [50PSOTF.En_Up_UV] >=1
EN [50PSOTF.En_Upp_UV]
>=1
EN [50PSOTF.En_U2_OV]
50PSOTF.St
EN [50PSOTF.En_3U0_OV]
&
[50PSOTF.t_Op] 0 50PSOTF.Op
SIG 50PSOTF.Valid
3.16.5 Settings
Table 3.16-3 Settings of phase current SOTF protection
50PSOTF.En_U2_OV
Disabled
Enabled
sequence overvoltage supervision 3
Enabled logic for phase current SOTF
protection
Enabling/disabling zero-sequence
Disabled
50PSOTF.En_3U0_OV Enabled overvoltage supervision logic for
Enabled
phase current SOTF protection
Disabled Enabling/disabling phase current
50PSOTF.En Enabled
Enabled SOTF protection
Enabling/disabling second harmonic
Disabled
50PSOTF.En_Hm2_Blk Enabled blocking for phase overcurrent SOTF
Enabled
protection
Under normal conditions, three phases of the power system is symmetrical, its zero-sequence
current and voltage are zero theoretically. Most of the faults are asymmetrical, so various
protections reflect sequence component principle can be fulfilled based on the fault's asymmetrical
characteristics. Earth fault protection has been widely used in power systems, it can be applied for
the fault as long as there is zero-sequence current, including single-phase earth fault and phase-
to-phase short-circuit earth fault etc..
The device can provide six stages of earth fault protection with independent logic. Each stage can
be independently set as definite-time characteristics or inverse-time characteristics. It can be
chosen whether it is blocked by harmonic control element. The direction control element can be set
as no direction, forward direction and reverse direction. The zero-sequence current used by earth
fault protection always adopts calculated zero-sequence current.
Earth fault protection can operate to trip or alarm. For some specific applications, earth fault
protection needs to be blocked by the external signal, so the device provides an input signal to be
used to block earth fault protection.
When CT circuit is abnormal or the position of three-phases circuit breaker are discrepant, earth
fault protection should be blocked. By default, they have been fulfilled by the connection to the
"function blocked input" signal of earth fault protection (50/51Gi.Block). in the configuration page
"UserPage_Common" by PCS-Studio. (refer to "Section 4 Protection Function Configuration in
Application Manual")
SIG 52b_PhA
>=1
SIG 52b_PhB &
SIG 52b_PhC
&
>=1
3 SIG CB1.CTS.Alm
output to
50/51Gi.Block
SIG CB2.CTS.Alm
EN [50/51Gi.En] &
50/51Gi.On
SIG 50/51Gi.Enable
&
SIG 50/51Gi.Block >=1 50/51Gi.Blocked
SIG Fail_Device
&
50/51Gi.Valid
SET [50/51Gi.Opt_Trp/Alm]=Alm
In order to ensure the selectivity of earth fault protection, direction control element can be available.
The setting [50/51Gi.Opt_Dir] (i=1~6) is used to select the direction characteristics for each stage
of earth fault protection: no direction, forward direction and reverse direction are selectable.
-U0
[50/51G.DIR.phi_Min_Fwd]
Non-operating I0
area
Operating area in
[50/51G.DIR.phi_Max_Rev] forward direction
[50/51G.DIR.RCA]
Operating area in
reverse direction 3
[50/51G.DIR.phi_Max_Fwd]
Non-operating
area
[50/51G.DIR.phi_Min_Rev]
The operation boundary of the forward direction element can be set by [50/51G.DIR.phi_Min_Fwd]
and [50/51G.DIR.phi_Max_Fwd]. The operation boundary of the reverse direction element can be
set by [50/51G.DIR.phi_Min_Rev] and [50/51G.DIR.phi_Max_Rev]. The following table shows the
relationship among the operating current, the polarized voltage and the polarization mode.
The logic of forward direction element and reverse direction element are shown in Figure 3.17-5.
EN [50/51G.En_VTS_Blk] &
>=1
SIG VTS.Alm
direction
Forward
criterion
SIG 3U0_Cal (internally calculate)
3 EN [Prot.En_VT] &
SIG Prot.BI_En_VT
&
SET Iop>[50/51G.DIR.3I0_Min] 50/51G.FwdDir.Op
SET Upo>[50/51G.DIR.3U0_Min]
EN [50/51G.En_VTS_Blk] &
>=1
SIG VTS.Alm
EN [Prot.En_VT] &
SIG Prot.BI_En_VT
&
SET Iop>[50/51G.DIR.3I0_Min] 50/51G.RevDir.Op
SET Upo>[50/51G.DIR.3U0_Min]
The direction element calculation needs to judge the current threshold and voltage threshold. The
direction judgement can not be executed unless the operating current is greater than the setting
[50/51G.DIR.3I0_Min], and the polarized voltage is greater than the setting [50/51G.DIR.3U0_Min].
Harmonic control element based on zero-sequence current can be used to prevent earth fault
protection from maloperation due to inrush current. Calculated zero-sequence current is adopted.
When the percentage of the second harmonic component to fundamental component in residual
current is greater than the setting [50/51G.HMB.K_Hm2], harmonic control element operates to
block earth fault protection if the corresponding setting [50/51Gi.En_Hm_Blk] is set as "Enabled"
(i=1~6). When the fundamental component of zero-sequence current is greater than the setting
[50/51G.HMB.I_Rls], earth fault protection will be unblocked by harmonic control element. The logic
of harmonic control element is shown in Figure 3.17-6. 3I0_2nd is secondary harmonic component
of residual current.
SET 3I0>[50/51G.HMB.I_Rls]
Harmonic
criterion
SET 3I0_2nd/3I0>[50/51G.HMB.K_Hm2]
3
Figure 3.17-6 Logic of harmonic control element
Earth fault protection can operate instantaneously or with a fixed time delay. It can also operate
with inverse-time characteristics, and its characteristics curve complies with the standards IEC
60255-3 and ANSI C37.112. Earth fault protection can support definite-time characteristics, IEC &
ANSI standard inverse-time characteristics and user-defined inverse-time characteristics, which
are determined by the setting [50/51Gi.Opt_Curve] (i=1~6). The relationship between the setting
and the characteristics curve is shown in the table below.
When the setting [50/51Gi.Opt_Curve] is set as "UserDefine", it means that user-defined inverse-
time characteristics is selected. These settings [50/51Gi.K], [50/51Gi.C] and [50/51Gi.Alpha] are
valid, and the inverse-time operating curve is determined by the three settings.
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
3 [50/51Gi.t_Op]
I0
[50/51Gi.3I0_Set]
When 3I0>[50/51Gi.3I0_Set], earth fault protection operates with a time delay [50/51Gi.t_Op], and
the operating characteristics curve is as shown in Figure 3.17-7.
⚫ Inverse-time characteristics
[50/51Gi.tmin]
I0
[50/51Gi.3I0_Set] ID
When 3I0>[50/51Gi.3I0_Set], earth fault protection begins to accumulate, and the operating time
is affected by the applied current 3I0. The operating time will decrease with the current increasing,
but the operating time shall not less than the setting [50/51Gi.tmin] (i=1~6). The inverse-time
operating characteristics equation is:
[50/51Gi. K]
𝑡= [50/51Gi.Alpha]
+ [50/51Gi. C] × [50/51Gi. TMS]
3𝐼0
( ) −1
{ [50/51Gi. 3I0_Set] }
When the applied residual current is not a fixed value, but changes with the time, the operating
behavior of inverse-time earth fault protection is shown in the following equation.
𝑇0
1
∫ 𝑑𝑡 = 1
0
𝑡(3𝐼0 ) 3
T0 is the operating time of the protection element.
The supported dropout characteristics of earth fault protection include instantaneous, definite-time
and ANSI inverse-time characteristics. When the operating characteristics curve is selected as
definite-time, IEC inverse-time or user-defined inverse-time characteristics, the dropout
characteristic curve can only be selected as instantaneous or definite-time characteristics, and the
alarm signal "Fail_Settings" will be issued and the device will be blocked if ANSI inverse-time
characteristics is selected. When the operating characteristics curve is selected as ANSI inverse-
time characteristics, the dropout characteristic curve can be selected as instantaneous, definite-
time and ANSI inverse-time characteristics.
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
Start time
3I0>[50/51Gi.3I0_Set]
50/51Gi.St
3 50/51Gi.Op
Operating counter
[50/51Gi.t_DropOut]
[50/51Gi.t_DropOut] [50/51Gi.t_DropOut]
Dropout time
Dropout time
When 3I0<0.95×[50/51Gi.3I0_Set], earth fault protection drops out with a time delay
[50/51Gi.t_DropOut], and the sequence diagram of definite-time dropout characteristic among start
signal, operating signal and the counter is as shown in Figure 3.17-9.
⚫ Inverse-time characteristics
tr
I0
[50/51Gi.3I0_Set]
𝑡𝑃
1
𝐼𝑡𝑝 = ∫ 𝑑𝑡
𝑡(3𝐼0 )
0
If 3I0<0.95×[50/51Gi.3I0_Set], earth fault protection begins to drop out, and the dropout
characteristics meets the following equations.
𝑡𝑅
3
1
𝐼𝑡𝑝 = ∫ 𝑑𝑡
𝑡𝑅 (3𝐼0 )
0
𝑡𝑟
𝑡𝑅 (3𝐼0) = 2 × [50/51Gi. TMS]
3𝐼0
1−( )
{ [50/51Gi. 3I0_Set] }
tr is the dropout time coefficient, it is the dropout time required when the current drops to 0 after
earth fault protection operates.
The sequence diagram of inverse-time dropout characteristics among start signal, operating signal
and the counter is shown in Figure 3.17-11.
Start time
3I0>[50/51Gi.3I0_Set]
50/51Gi.St
50/51Gi.Op
3 [50/51Gi.t_Op]
Earth fault protection operating
Operating counter
Dropout time
Dropout time
50/51G
50/51Gi.Enable 50/51Gi.On
50/51Gi.Block 50/51Gi.Blocked
50/51Gi.Valid
50/51Gi.St
50/51Gi.Op
50/51Gi.Alm
3.17.4 Logic
SET 3I0>[50/51Gi.3I0_Set]
EN [50/51Gi.En_Hm_Blk]
SIG 50/51Gi.Pkp
&
50/51Gi.Op
SET [50/51Gi.Opt_Trp/Alm]=Trp
&
50/51Gi.Alm
SET [50/51Gi.Opt_Trp/Alm]=Alm
3.17.5 Settings
Table 3.17-3 Settings of earth fault protection
3 Inst
Inst: instantaneous
dropout
50/51Gi.Opt_Curve_DropOut DefTime Inst
characteristics
IDMT
DefTime: definite-
time dropout
characteristics
IDMT: inverse-time
dropout
characteristics
Time multiplier
setting for stage i of
50/51Gi.TMS 0.040~20.000 0.001 1.000 inverse-time earth
fault protection
(i=1~6)
The minimum
operating time for
50/51Gi.tmin 0.000~10.000 0.001 s 0.020 stage i of inverse-
time earth fault
protection (i=1~6)
The constant “K” for
stage i of customized
50/51Gi.K 0.0010~120.0000 0.0001 0.1400 inverse-time earth
fault protection
(i=1~6)
The constant “α” for
stage i of customized
50/51Gi.Alpha 0.0100~3.0000 0.0001 0.0200 inverse-time earth
fault protection
(i=1~6)
The constant “C” for
stage i of customized
50/51Gi.C 0.0000~1.2000 0.0001 0.0000 inverse-time earth
fault protection
(i=1~6)
For in-line transformer application, large inrush current generated during manual closing and auto-
reclosing will lead to an undesired operation of residual current SOTF protection. Second harmonic
blocking can be selected by the setting [50GSOTF.En_Hm2_Blk] to prevent maloperation due to
inrush current. When the percentage of second harmonic component to fundamental component
of residual current is greater than the setting [50/51G.HMB.K_Hm2], second harmonic blocking
element operates to block residual overcurrent SOTF element if the setting
[50GSOTF.En_Hm2_Blk] is set as "Enabled". Its operation criterion:
Where:
If fundamental component of residual current is lower than the minimum operating current (0.1In)
then second harmonic calculation is not carried out and harmonic blocking element does not
operate.
50GSOTF
50GSOTF.Enable 50GSOTF.On
50GSOTF.Block 50GSOTF.Blocked
50GSOTF.Valid
50GSOTF.Op
50GSOTF.St
3
3.18.3 I/O Signals
Table 3.18-1 Input signals of residual current SOTF protection
3.18.4 Logic
SIG Fail_Device
&
50GSOTF.Valid
SET [50/51G1.En_Hm2_Blk]
SET 3I0>[50GSOTF.3I0_Set]
& >=1
SIG FD.ROC.Pkp & 50GSOTF.Op
[50GSOTF.t_Op_1P] 0
SIG 50GSOTF.Enable
3
50GSOTF.St
3.18.5 Settings
Table 3.18-3 Settings of residual current SOTF protection
When a phase-to-phase fault occurs in the system, the fault current is small, and phase current
criterion may not detect the fault. At this time, negative-sequence overcurrent protection is sensitive
to the fault and can be used. Negative-sequence overcurrent (NOC) protection can also be used
to detect pole disagreement operation or unbalanced load.
The device can provide two stages of negative-sequence overcurrent protection with independent
logic. Each stage can be independently set as definite-time characteristics or inverse-time
characteristics. For parallel lines or a ring network line, the flow direction of negative-sequence
current may be different. Considering the selectivity of negative-sequence overcurrent protection,
the direction control element can be set as no direction, forward direction and reverse direction.
Negative-sequence overcurrent protection can operate to trip or alarm. For some specific
applications, negative-sequence overcurrent protection needs to be blocked by the external signal,
so the device provides an input signal to be used to block negative-sequence overcurrent protection.
When CT circuit is abnormal or the position of three-phases circuit breaker are discrepant,
negative-sequence overcurrent protection should be blocked. By default, they have been fulfilled
by the connection to the "function blocked input" signal of earth fault protection (50/51Qi.Block). in
the configuration page "UserPage_Common" by PCS-Studio. (refer to "Section 4 Protection
Function Configuration in Application Manual")
SIG 52b_PhA
3 SIG 52b_PhB
>=1
&
SIG 52b_PhC
&
>=1 output to
SIG CB1.CTS.Alm 50/51Qi.Block
SIG CB2.CTS.Alm
EN [50/51Qi.En] &
50/51Qi.On
SIG 50/51Qi.Enable
&
SIG 50/51Qi.Block >=1 50/51Qi.Blocked
SIG Fail_Device
&
50/51Qi.Valid
SET [50/51Qi.Opt_Trp/Alm]=Alm
The operation boundary of the forward direction element can be set by [50/51Q.DIR.phi_Min_Fwd]
and [50/51Q.DIR.phi_Max_Fwd]. The operation boundary of the reverse direction element can be
set by [50/51Q.DIR.phi_Min_Rev] and [50/51Q.DIR.phi_Max_Rev].
-U2
[50/51Q.DIR.phi_Min_Fwd]
3
Non-operating I2
area
[50/51Q.DIR.phi_Max_Rev]
Operating area in
forward direction
[50/51Q.DIR.RCA]
Operating area in
reverse direction
[50/51Q.DIR.phi_Max_Fwd]
Non-operating
area
[50/51Q.DIR.phi_Min_Rev]
The following table shows the relationship among the operating current, the polarized voltage and
the polarization mode. Polarization mode adopts negative-sequence voltage polarized.
The direction element calculation needs to judge the current threshold and voltage threshold. The
direction judgement can not be executed unless the operating current is greater than the setting
[50/51Q.DIR.I2_Min], and the polarized voltage is greater than the setting [50/51Q.DIR.U2_Min].
The logic of forward direction element and reverse direction element are shown in Figure 3.19-5.
EN [50/51Q.En_VTS_Blk] &
>=1
SIG VTS.Alm
& >=1
SIG I2
direction
Forward
criterion
SIG U2
3 EN [Prot.En_VT] &
SIG Prot.BI_En_VT
&
SET Iop>[50/51Q.DIR.I2_Min] 50/51Q.FwdDir.Op
SET Upo>[50/51Q.DIR.U2_Min]
EN [50/51Q.En_VTS_Blk] &
>=1
SIG VTS.Alm
& >=1
SIG I2
direction
Reverse
criterion
SIG U2
EN [Prot.En_VT] &
SIG Prot.BI_En_VT
&
SET Iop>[50/51Q.DIR.I2_Min] 50/51Q.RevDir.Op
SET Upo>[50/51Q.DIR.U2_Min]
Negative-sequence overcurrent protection can operate instantaneously or with a fixed time delay.
It can also operate with inverse-time characteristics, and its characteristics curve complies with the
standards IEC 60255-3 and ANSI C37.112. Negative-sequence overcurrent protection can support
definite-time characteristics, IEC & ANSI standard inverse-time characteristics and user-defined
inverse-time characteristics, which are determined by the setting [50/51Qi.Opt_Curve] (i=1 or 2).
The relationship between the setting and the characteristics curve is shown in the table below.
When the setting [50/51Qi.Opt_Curve] is set as "UserDefine", it means that user-defined inverse-
time characteristics is selected. These settings [50/51Qi.K], [50/51Qi.C] and [50/51Qi.Alpha] are
valid, and the inverse-time operating curve is determined by the three settings.
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
[50/51Qi.t_Op]
I2
[50/51Qi.I2_Set]
⚫ Inverse-time characteristics
[50/51Qi. K]
𝑡= [50/51Qi.Alpha]
+ [50/51Qi. C] × [50/51Qi. TMS]
𝐼2
( ) −1
{ [50/51Qi. I2_Set] }
[50/51Qi.tmin]
I2
[50/51Qi.I2_Set] ID
When the applied negative-sequence current is not a fixed value, but changes with the time, the
operating behavior of inverse-time negative-sequence overcurrent protection is shown in the
following equation.
𝑇0
1
∫ 𝑑𝑡 = 1
𝑡(𝐼2 )
0
blocked if ANSI inverse-time characteristics is selected. When the operating characteristics curve
is selected as ANSI inverse-time characteristics, the dropout characteristic curve can be selected
as instantaneous, definite-time and ANSI inverse-time characteristics.
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
I2>[50/51Qi.I2_Set]
50/51Qi.St
50/51Qi.Op
Operating counter
[50/51Qi.t_DropOut]
[50/51Qi.t_DropOut] [50/51Qi.t_DropOut]
Dropout time
Dropout time
⚫ Inverse-time characteristics
𝑡𝑃
1
𝐼𝑡𝑝 = ∫ 𝑑𝑡
𝑡(𝐼2 )
0
𝑡𝑅
1
𝐼𝑡𝑝 − ∫ 𝑑𝑡 = 0
𝑡𝑅 (𝐼2 )
0
𝑡𝑟
𝑡𝑅 (𝐼2 ) = 2 × [50/51Qi. I2_Set]
𝐼2
1−( )
{ [50/51Qi. TMS] }
tr is the dropout time coefficient, it is the dropout time required when the current drops to 0 after
3 negative-sequence overcurrent protection operates.
tr
I2
[50/51Qi.I2_Set]
The sequence diagram of inverse-time dropout characteristics among start signal, operating signal
and the counter is shown in Figure 3.19-10.
Start time
I2>[50/51Qi.I2_Set]
50/51Qi.St
50/51Qi.Op
[50/51Qi.t_Op]
Negative-sequence overcurrent
protection operating 3
Operating counter
Dropout time
Dropout time
50/51Q
50/51Qi.Enable 50/51Qi.On
50/51Qi.Block 50/51Qi.Blocked
50/51Qi.Valid
50/51Qi.St
50/51Qi.Op
50/51Qi.Alm
3.19.4 Logic
SET I2>[50/51Qi.I2_Set]
50/51Qi.St
SIG 50/51Q.FwdDir.Op
&
selection & Timer
Direction
3 SIG 50/51Q.RevDir.Op
t
t
SET [50/51Qi.Opt_Dir]
SIG 50/51Qi.Pkp
SIG 52b_PhC
&
50/51Qi.Op
SET [50/51Qi.Opt_Trp/Alm]=Trp
&
50/51Qi.Alm
SET [50/51Qi.Opt_Trp/Alm]=Alm
3.19.5 Settings
Table 3.19-3 Settings of negative-sequence overcurrent protection
3 50/51Qi.En
Disabled
Enabled
stage i of negative-
Enabled sequence overcurrent
protection (i=1 or 2)
Enabling/disabling
stage i of negative-
sequence overcurrent
Trp protection operate to
50/51Qi.Opt_Trp/Alm Trp
Alm trip or alarm (i=1 or 2)
Trp: for tripping
purpose
Alm: for alarm purpose
ANSIE
ANSIV
ANSIN
ANSIM
ANSIDefTime
ANSILTE
The option of operating
ANSILTV
characteristics curve
ANSILT
50/51Qi.Opt_Curve IECDefTime for stage i of negative-
IECN
sequence overcurrent
IECV
protection (i=1 or 2)
IECI
IECE
IECST
IECLT
IECDefTime
UserDefine
The option of dropout
characteristics curve
Inst for stage i of negative-
50/51Qi.Opt_Curve_DropOut DefTime Inst sequence overcurrent
IDMT protection (i=1 or 2)
Inst: instantaneous
dropout characteristics
In the power system, some abnormal conditions can generate high voltage, which may damage
the insulation performance of transformers, capacitors, motors and transmission lines, resulting in
equipment damage. Phase overvoltage protection can effectively detect the overvoltage that may
be generated in the system.
The device can provide two stages of phase overvoltage protection with independent logic. When
a high voltage occurs in the system, phase overvoltage protection will operate to isolate the fault
from the system after a time delay if the voltage is greater than the setting. In addition, phase
overvoltage protection also provides the alarm function to notify that there is the overvoltage in the
system and find the cause timely to prevent from further deterioration of the fault. Each stage of
phase overvoltage protection can be independently set as definite-time characteristics or inverse-
time characteristics. The dropout characteristics can be set as instantaneous dropout and definite-
time dropout.
Phase voltage or phase-to-phase voltage can be selected to be used by the protection calculation
via the setting [59Pi.Opt_Up/Upp]. "1-out-of-3" or "3-out-of-3" logic can be selected for the
protection criterion. (1-out-of-3 means any of three phase voltages, 3-out-of-3 means all three
phase voltages) Phase overvoltage protection can operate to trip or alarm. For some specific
applications, phase overvoltage protection needs to be blocked by the external signal, so the device
3 provides an input signal to be used to block phase overvoltage protection. In addition, if the VT is
out of service, phase overvoltage protection will be disabled.
EN [59Pi.En] &
59Pi.On
SIG 59Pi.Enable
SIG 59Pi.Block
&
>=1 59Pi.Blocked
SIG Fail_Device
SET [59Pi.Opt_Up/Upp]=Upp
SET Uab>U_DropOut
>=1
SET Ubc>U_DropOut &
SET Uca>U_DropOut
SET [59Pi.Opt_1P/3P]=1P
&
SET [59Pi.Opt_1P/3P]=3P >=1 Phase-phase voltage criterion
SET Uab>U_DropOut
&
&
SET Ubc>U_DropOut
3
SET Uca>U_DropOut
SET Ua>U_DropOut
>=1
SET Ub>U_DropOut &
SET Uc>U_DropOut
SET [59Pi.Opt_1P/3P]=1P
SET Uc>U_DropOut
&
Phase voltage criterion
SET [59Pi.Opt_Up/Upp]=Up
SIG 59Pi.Valid
&
FD.Pkp
SET [59Pi.Opt_Trp/Alm]=Alm
Phase overvoltage protection can operate with a fixed time delay. It can also operate with inverse-
time characteristics, and its characteristics curve complies with the standards IEC 60255-3 and
ANSI C37.112. Phase overvoltage protection can support definite-time characteristics, IEC & ANSI
standard inverse-time characteristics and user-defined inverse-time characteristics, which are
determined by the setting [59Pi.Opt_Curve] (i=1 or 2).
The relationship between the setting and the characteristics curve is shown in the table below.
When the setting [59Pi.Opt_Curve] is set as "UserDefine", it means that user-defined inverse-time
characteristics is selected. These settings [59Pi.K], [59Pi.C] and [59Pi.Alpha] are valid, and the
3 inverse-time operating curve is determined by the three settings.
When the setting [59Pi.Opt_Curve] is set as "InvTime_U", the settings [59Pi.K], [59Pi.C] and
[59Pi.Alpha] are useless.
⚫ Definite-time characteristics
When U>[59Pi.U_Set], phase overvoltage protection operates with a time delay [59Pi.t_Op], the
operating characteristics curve is as shown in Figure 3.20-3.
[59Pi.t_Op]
U
[59Pi.U_Set]
⚫ Inverse-time characteristics
When U>[59Pi.U_Set], phase overvoltage protection begins to accumulate, and the operating time
is affected by the applied voltage U. The operating time will decrease with the voltage increasing,
but the operating time shall not less than the setting [59Pi.tmin] (i=1 or 2).
[59Pi. K]
𝑡= [59Pi.Alpha]
+ [59Pi. C] × [59Pi. TMS]
𝑈
( ) −1
{ [59Pi. U_Set] }
[59Pi.tmin]
[59Pi.U_Set] UD
U 3
Figure 3.20-4 Inverse-time operating curve of phase overvoltage protection
When the applied voltage is not a fixed value, but changes with the time, the operating behavior of
inverse-time phase overvoltage protection is shown in the following equation.
𝑇0
1
∫ 𝑑𝑡 = 1
𝑡(𝑈)
0
The supported dropout characteristics of phase overvoltage protection include instantaneous and
definite-time characteristics.
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
When U<[59Pi.K_DropOut]×[59Pi.U_Set], phase overvoltage protection drops out with a time delay
[59Pi.t_DropOut], and the sequence diagram of definite-time dropout characteristic among start
signal, operating signal and the counter is as shown in Figure 3.20-5.
Start time
U>[59Pi.U_Set]
59Pi.St
3 59Pi.Op
Operating counter
[59Pi.t_DropOut]
[59Pi.t_DropOut] [59Pi.t_DropOut]
Dropout time
Dropout time
59P
59Pi.Enable 59Pi.On
59Pi.Block 59Pi.Blocked
59Pi.Valid
59Pi.St
59Pi.StA
59Pi.StB
59Pi.StC
59Pi.Op
59Pi.Op.PhA
59Pi.Op.PhB
59Pi.Op.PhC
59Pi.Alm
3.20.4 Logic
SET [59Pi.Opt_Up/Upp]=Upp
SET Uab>[59Pi.U_Set]
>=1
SET Ubc>[59Pi.U_Set] &
SET Uca>[59Pi.U_Set]
SET [59Pi.Opt_1P/3P]=1P
&
SET [59Pi.Opt_1P/3P]=3P >=1 >=1
SET Uab>[59Pi.U_Set]
&
&
3 SET Ubc>[59Pi.U_Set]
SET Uca>[59Pi.U_Set]
SET [59Pi.Opt_Up/Upp]=Up
SET Ua>[59Pi.U_Set]
>=1
SET Ub>[59Pi.U_Set] &
SET Uc>[59Pi.U_Set]
SET [59Pi.Opt_1P/3P]=1P
&
SET [59Pi.Opt_1P/3P]=3P >=1
SET Ua>[59Pi.U_Set]
&
& 59Pi.St
SET Ub>[59Pi.U_Set]
& Timer
SET Uc>[59Pi.U_Set] t
&
t
SIG 59Pi.Pkp 59Pi.Op
SET [59Pi.Opt_Trp/Alm]=Trp
&
59Pi.Alm
SET [59Pi.Opt_Trp/Alm]=Alm
3.20.5 Settings
Table 3.20-3 Settings of phase overvoltage protection
If an earth fault happens to the feeder in the grounding system via high resistance, the residual
current changes little and is difficult to detect. However, the amplitude of the residual voltage
changes significantly and can be used to detect the earth fault. In addition, the transformer is
grounded via the gap in the neutral point, the residual voltage increases once a fault occurs, so
residual overvoltage protection can also be used as backup protection of the transformer. The
residual voltage is calculated internally by the device using three-phase voltage.
The device can provide two stages of residual overvoltage protection with independent logic. When
the residual voltage is greater than the setting, residual overvoltage protection will operate to isolate
the fault from the system after a time delay. In addition, residual overvoltage protection also
provides the alarm function to notify that there is an earth fault leading to residual voltage
generation, and find the cause timely to prevent from further deterioration of the fault.
EN [59Gi.En] &
59Gi.On
SIG 59Gi.Enable
SIG 59Gi.Block
&
>=1 59Gi.Blocked
SIG Fail_Device
to be blocked by the external signal, so the device provides an input signal to be used to block
residual overvoltage protection. In addition, if the VT is out of service, residual overvoltage
protection will be disabled.
SIG 59Gi.Valid
&
FD.Pkp
3
SET [59Gi.Opt_Trp/Alm]=Alm
When 3U0>[59Gi.3U0_Set], residual overvoltage protection operates with a time delay [59Gi.t_Op],
the operating characteristics curve is as shown in Figure 3.21-3.
[59Gi.t_Op]
U0
[59Gi.3U0_Set]
The supported dropout characteristics of residual overvoltage protection include instantaneous and
definite-time characteristics.
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
Start time
3U0>[59Gi.3U0_Set]
59Gi.St
3 59Gi.Op
Operating counter
[59Gi.t_DropOut]
[59Gi.t_DropOut] [59Gi.t_DropOut]
Dropout time
Dropout time
59G
59Gi.Enable 59Gi.On
59Gi.Block 59Gi.Blocked
59Gi.Valid
59Gi.St
59Gi.Op
59Gi.Alm
3.21.4 Logic
59Gi.St
3
SET 3U0_Cal>[59Gi.3U0_Set] &
[59Gi.t_Op] 0
SIG 59Gi.Pkp
&
59Gi.Op
SET [59Gi.Opt_Trp/Alm]=Trp
&
59Gi.Alm
SET [59Gi.Opt_Trp/Alm]=Alm
3.21.5 Settings
Table 3.21-3 Settings of residual overvoltage protection
When the system has a broken-conductor, reverse phase sequence or inter-phase voltage
EN [59Qi.En] &
59Qi.On
SIG 59Qi.Enable
SIG 59Qi.Block
&
>=1 59Qi.Blocked
SIG Fail_Device
Negative-sequence overvoltage protection can operate to trip or alarm. For some special
application, negative-sequence overvoltage protection needs to be blocked by the external signal,
so the device provides an input signal to be used to block negative-sequence overvoltage
protection. In addition, if the VT is out of service, negative-sequence overvoltage protection will be
disabled. The pickup logic of negative-sequence overvoltage protection is shown in Figure 3.22-2.
SET [59Qi.Opt_Trp/Alm]=Alm
[59Qi.t_Op]
U2
[59Qi.U2_Set]
3
Figure 3.22-3 Definite-time operating curve of NOV protection
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
Start time
U2>[59Qi.U2_Set]
59Qi.St
59Qi.Op
Operating counter
[59Qi.t_DropOut]
[59Qi.t_DropOut] [59Qi.t_DropOut]
Dropout time
Dropout time
59Q
59Qi.Enable 59Qi.On
59Qi.Block 59Qi.Blocked
3 59Qi.Valid
59Qi.St
59Qi.Op
59Qi.Alm
3.22.4 Logic
59Qi.St
SET U2>[59Qi.U2_Set] &
[59Qi.t_Op] 0
SIG 59Qi.Pkp
&
59Qi.Op
SET [59Qi.Opt_Trp/Alm]=Trp
&
59Qi.Alm
SET [59Qi.Opt_Trp/Alm]=Alm
3.22.5 Settings
Table 3.22-3 Settings of negative-sequence overvoltage protection
In the power system, some abnormal conditions will lead to low voltage. Electric equipment such
as motors cannot operate for a long time under the rated voltage and need to be isolated from the
system timely. In addition, the voltage decreasing may be related to the shortage of system reactive
power. Shedding some reactive loads through phase undervoltage protection can improve the
voltage level of the system.
The device can provide two stages of phase undervoltage protection with independent logic. When
the voltage drops in the system and it is lower than the setting, phase undervoltage protection will
operate to isolate the fault from the system after a time delay. In addition, phase undervoltage
protection also provides the alarm function to notify that there is a voltage drop in the system and
find the cause timely to prevent from further deterioration of the fault. Each stage of phase
undervoltage protection can be independently set as definite-time characteristics or inverse-time
characteristics. The dropout characteristics can be set as instantaneous dropout and definite-time
dropout.
Phase voltage or phase-to-phase voltage can be selected to be used by the protection calculation
via the setting [27Pi.Opt_Up/Upp]. "1-out-of-3" or "3-out-of-3" logic can be selected for the
protection criterion. (1-out-of-3 means any of three phase voltages, 3-out-of-3 means all three
phase voltages). The circuit breaker position with/without the current condition can be as an
auxiliary criterion for phase undervoltage protection, which can be configured via the setting
[27Pi.Opt_LogicMode].
EN [27Pi.En] &
27Pi.On
SIG 27Pi.Enable
SIG 27Pi.Block
&
>=1 27Pi.Blocked
SIG Fail_Device
Phase undervoltage protection can operate to trip or alarm. For some specific applications, phase
undervoltage protection needs to be blocked by the external signal, so the device provides an input
signal to be used to block phase undervoltage protection. In addition, if the VT is out of service,
phase undervoltage protection will be disabled.
The pickup logic of phase overvoltage protection is shown in Figure 3.23-2. U_DropOut is the
dropout voltage value, i.e. [27Pi.K_DropOut]×[27Pi.U_Set].
SET [27Pi.Opt_1P/3P]=3P
&
SET [27Pi.Opt_Up/Upp]=Upp
SET Uab<[U_DropOut]
&
SET Ubc<[U_DropOut]
SET Uca<[U_DropOut]
>=1
&
SET [27Pi.Opt_1P/3P]=1P
SET Uab<[U_DropOut]
>=1
SET Ubc<[U_DropOut]
SET Uca<[U_DropOut]
SET [27Pi.Opt_1P/3P]=3P
&
SET [27Pi.Opt_Up/Upp]=Up
SET Ua<[U_DropOut]
&
SET Ub<[U_DropOut] >=1
SET Uc<[U_DropOut]
>=1 Voltage criterion
&
SET [27Pi.Opt_1P/3P]=1P
SET Ua<[U_DropOut]
>=1
SET Ub<[U_DropOut]
SET Uc<[U_DropOut]
SET [27Pi.Opt_LogicMode]=None
SET [27Pi.Opt_LogicMode]=Curr
SIG Ia>0.04In
&
SIG Ib>0.04In
& >=1
SIG Ic>0.04In
>=1
& >=1
3
>=1 Auxiliary criterion
SET [27Pi.Opt_LogicMode]=CurrOrCBPos
&
&
SET [27Pi.Opt_LogicMode]=CurrAndCBPos
SIG 27Pi.On
SIG 27Pi.Valid
SET [27Pi.Opt_Trp/Alm]=Alm
Phase undervoltage protection can operate with a fixed time delay. It can also operate with inverse-
time characteristics, and its characteristics curve complies with the standards IEC 60255-3 and
ANSI C37.112. Phase overvoltage protection can support definite-time characteristics, IEC & ANSI
standard inverse-time characteristics and user-defined inverse-time characteristics, which are
determined by the setting [27Pi.Opt_Curve] (i=1 or 2). The relationship between the setting and the
characteristics curve is shown in the table below.
⚫ Definite-time characteristics
When U<[27Pi.U_Set], phase undervoltage protection operates with a time delay [27Pi.t_Op], the
operating characteristics curve is as shown in Figure 3.23-3.
3 t
[27Pi.t_Op]
U
[27Pi.U_Set]
⚫ Inverse-time characteristic
When U<[27Pi.U_Set], phase undervoltage protection begins to accumulate, and the operating
time is affected by the applied voltage U. The operating time will decrease with the voltage
decreasing, but the operating time shall not less than the setting [27Pi.tmin] (i=1 or 2).
[27Pi.tmin]
U
UD [27Pi.U_Set]
[27Pi. K]
𝑡= [27Pi.Alpha]
+ [27Pi. C] × [27Pi. TMS]
𝑈
1−( )
{ [27Pi. U_Set] }
When the applied voltage is not a fixed value, but changes with the time, the operating behavior of
inverse-time phase undervoltage protection is shown in the following equation.
𝑇0
1
∫ 𝑑𝑡 = 1
𝑡(𝑈)
0
The supported dropout characteristics of phase undervoltage protection include instantaneous and
definite-time characteristics.
⚫ Instantaneous characteristics
⚫ Definite-time characteristics
Start time
U<[27Pi.U_Set]
27Pi.St
27Pi.Op
Operating counter
[27Pi.t_DropOut]
[27Pi.t_DropOut] [27Pi.t_DropOut]
Dropout time
Dropout time
delay [27Pi.t_DropOut], and the sequence diagram of definite-time dropout characteristic among
start signal, operating signal and the counter is as shown in Figure 3.23-5.
27P
27Pi.Enable 27Pi.On
27Pi.Block 27Pi.Blocked
27Pi.Valid
3 27Pi.St
27Pi.StA
27Pi.StB
27Pi.StC
27Pi.Op
27Pi.Op.PhA
27Pi.Op.PhB
27Pi.Op.PhC
27Pi.Alm
3.23.4 Logic
SET [27Pi.Opt_1P/3P]=3P
&
SET [27Pi.Opt_Up/Upp]=Upp
SET Uab<[27Pi.U_Set]
&
SET Ubc<[27Pi.U_Set]
>=1
SET Uca<[27Pi.U_Set]
& 3
SET [27Pi.Opt_1P/3P]=1P
SET Uab<[27Pi.U_Set]
>=1
SET Ubc<[27Pi.U_Set]
SET Uca<[27Pi.U_Set]
SET [27Pi.Opt_1P/3P]=3P
&
SET [27Pi.Opt_Up/Upp]=Up
SET Ua<[27Pi.U_Set]
&
SET Ub<[27Pi.U_Set] >=1
SET Uc<[27Pi.U_Set]
>=1 Voltage criterion
&
SET [27Pi.Opt_1P/3P]=1P
SET Ua<[27Pi.U_Set]
>=1
SET Ub<[27Pi.U_Set]
SET Uc<[27Pi.U_Set]
SIG 27Pi.On
SIG 27Pi.Pkp
&
27Pi.Op
SET [27Pi.Opt_Trp/Alm]=Trp
&
27Pi.Alm
SET [27Pi.Opt_Trp/Alm]=Alm
3.23.5 Settings
Table 3.23-3 Settings of phase undervoltage protection
27Pi.Opt_Trp/Alm
Trp
Trp
operate to trip or alarm (i=1 or 3
Alm 2)
Trp: for tripping purpose
Alm: for alarm purpose
ANSIDefTime The option of operating
IECDefTime characteristics curve for stage
27Pi.Opt_Curve IECDefTime
UserDefine i of phase undervoltage
InvTime_U protection (i=1 or 2)
The option of dropout
characteristics curve for stage
i of phase undervoltage
Inst protection (i=1 or 2)
27Pi.Opt_Curve_DropOut Inst
DefTime Inst: instantaneous dropout
characteristics
DefTime: definite-time dropout
characteristics
Time multiplier setting for
stage i of inverse-time phase
27Pi.TMS 0.040~20.000 0.001 1.000
undervoltage protection (i=1 or
2)
The minimum operating time
for stage i of inverse-time
27Pi.tmin 0.030~10.000 0.001 s 0.030
phase undervoltage protection
(i=1 or 2)
The constant “K” for stage i of
customized inverse-time
27Pi.K 0.0010~120.0000 0.0001 0.1400
phase undervoltage protection
(i=1 or 2)
The constant “α” for stage i of
customized inverse-time
27Pi.Alpha 0.0100~3.0000 0.0001 0.0200
phase undervoltage protection
(i=1 or 2)
The constant “C” for stage i of
27Pi.C 0.0000~1.0000 0.0001 0.0000
customized inverse-time
Frequency is an important index of the power quality, which can reflect the balance of the output
power of the generator and the active power of the load. The increase of frequency indicates that
the output power of the system is much larger than that of the load. When the system frequency is
greater than the predefined setting, the overfrequency protection will operate for removing some
3 part of active power supplies from the system.
The device can provide four stages of overfrequency protection. If the system frequency is greater
than the setting, overfrequency protection will operate to remove some part of active power supplies
from the system. Overfrequency protection is with independent definite-time characteristics and
with instantaneous dropout characteristics.
Overfrequency protection can operate to trip or alarm. For some specific applications,
overfrequency protection needs to be blocked by the external signal, so the device provides an
input signal to be used to block overfrequency protection.
EN [81Oi.En] &
81Oi.On
SIG 81Oi.Enable
&
SIG 81Oi.Block >=1 81Oi.Blocked
SIG Fail_Device
&
81Oi.Valid
SIG 81Oi.Valid
&
FD.Pkp
SET [81Oi.Opt_Trp/Alm]=Alm
Overfrequency protection supports definite-time characteristics complied with IEC 60255-3 and
ANSI C37.112. If the system frequency is greater than the setting [81Oi.f_Set], overfrequency
protection will operate with a time delay [81Oi.t_Op]. The operating characteristics curve of
overfrequency protection is shown in Figure 3.24-3.
3
[81Oi.t_Op]
f
[81Oi.f_Set]
81O
81Oi.Enable 81Oi.On
81Oi.Block 81Oi.Blocked
81Oi.Valid
81Oi.St
81Oi.Op
81Oi.Alm
3.24.4 Logic
3 SIG 81Oi.Pkp
&
81Oi.Alm
SET [81Oi.Opt_Trp/Alm]=Alm
&
81Oi.Op
SET [81Oi.Opt_Trp/Alm]=Trp
3.24.5 Settings
Table 3.24-3 Settings of overfrequency protection
Frequency is an important index of the power quality, which can reflect the balance of the output
power of the generator and the active power of the load. The decrease of frequency indicates that
the output power of the system is much less than that of the load. When the system frequency is
less than the predefined setting, the underfrequency protection will operate for shedding some part
of loads from the system.
The device can provide four stages of underfrequency protection. If the system frequency is less
than the setting, underfrequency protection will operate to shedding some part of loads from the
system. Underfrequency protection is with independent definite-time characteristics and with
instantaneous dropout characteristics.
Underfrequency protection can operate to trip or alarm. For some specific applications,
underfrequency protection needs to be blocked by the external signal, so the device provides an
input signal to be used to block underfrequency protection.
&
3
EN [81Ui.En]
81Ui.On
SIG 81Ui.Enable
&
SIG 81Ui.Block >=1 81Ui.Blocked
SIG Fail_Device
&
81Ui.Valid
SIG 81Ui.Valid
&
FD.Pkp
SET [81Ui.Opt_Trp/Alm]=Alm
[81Ui.t_Op]
f
[81Ui.f_Set]
Underfrequency protection supports definite-time characteristics complied with IEC 60255-3 and
ANSI C37.112. If the system frequency is less than the setting [81Ui.f_Set], underfrequency
protection will operate with a time delay [81Ui.t_Op].
81U
3 81Ui.Enable 81Ui.On
81Ui.Block 81Ui.Blocked
81Ui.Valid
81Ui.St
81Ui.Op
81Ui.Alm
3.25.4 Logic
SIG 81Ui.Pkp
&
81Ui.Alm
SET [81Ui.Opt_Trp/Alm]=Alm
&
81Ui.Op
SET [81Ui.Opt_Trp/Alm]=Trp
Frequency rate-of-change reflects the balance of the generator′s output power and the active power
of the load. It can reflect the increase of active load power and the decrease of frequency. When
the frequency changes too fast, it is generally considered that the system has a fault, and the
frequency rate-of-change protection can operate in such a situation.
The device can provide four stages of frequency rate-of-change protection. If the system frequency
rate-of-change is greater than the setting, frequency rate-of-change protection will operate.
Frequency rate-of-change protection is with independent definite-time characteristics and with
instantaneous dropout characteristics.
Frequency rate-of-change protection can operate to trip or alarm. For some specific applications,
frequency rate-of-change protection needs to be blocked by the external signal, so the device
provides an input signal to be used to block frequency rate-of-change protection.
EN [81Ri.En] &
81Ri.On
SIG 81Ri.Enable
&
SIG 81Ri.Block >=1 81Ri.Blocked
SIG Fail_Device
&
81Ri.Valid
3
Figure 3.26-1 Logic of enabling frequency rate-of-change protection
SIG [81Ri.df/dt_Set]>0
&
SET df/dt>[81Ri.df/dt_Set] >=1
SET Upp_min>[81.Upp_Blk]
SIG [81Ri.df/dt_Set]<0
&
SET df/dt<[81Ri.df/dt_Set]
SET Upp_min>[81.Upp_Blk]
&
0 500ms &
SIG 81Ri.On 81Ri.Pkp
SIG 81Ri.Valid
&
FD.Pkp
SET [81Ri.Opt_Trp/Alm]=Alm
[81Ri.t_Op]
-df/dt df/dt
-[81Ri.df/dt_Set] 0 [81Ri.df/dt_Set]
81Ri.Enable 81Ri.On
81Ri.Block 81Ri.Blocked
81Ri.Valid
81Ri.St
81Ri.Op
81Ri.Alm
3.26.4 Logic
SIG [81Ri.df/dt_Set]>0
&
SET df/dt>[81Ri.df/dt_Set] &
SET Upp_min>[81.Upp_Blk]
SIG f>[81Ri.f_Pkp]
SIG [81Ri.df/dt_Set]<0
& >=1
SET df/dt<[81Ri.df/dt_Set] &
3
SET Upp_min>[81.Upp_Blk]
81Ri.St
SIG f<[81Ri.f_Pkp]
&
[81Ri.t_Op] 0
SIG 81Ri.Pkp
&
81Ri.Alm
SET [81Ri.Opt_Trp/Alm]=Alm
&
81Ri.Op
SET [81Ri.Opt_Trp/Alm]=Trp
3.26.5 Settings
Table 3.26-3 Settings of frequency rate-of-change protection
If a power supply failure occurs on the feeder, the synchronous motors become generators due to
the inertia of their load and the induction motors become generators. The aim of reverse power
protection is to detect the inverse flow of energy and to ensure that the motor does not feed the
fault which has appeared on the network.
The device can provide two stages of reverse power protection. If the reverse power is detected
and it is greater than the setting, reverse power protection will operate. Reverse power protection
is with independent definite-time operating characteristics and with instantaneous dropout
characteristics. Reverse power protection can operate to trip or alarm. For some specific
applications, reverse power protection needs to be blocked by the external signal, so the device
provides an input signal to be used to block reverse power protection. 3
EN [32Ri.En] &
32Ri.On
SIG 32Ri.Enable
&
SIG 32Ri.Block >=1 32Ri.Blocked
SIG Fail_Device
&
32Ri.Valid
SIG P<0
SIG 32Ri.Valid
SET [32Ri.Opt_Trp/Alm]=Alm
The power value is positive sequence power, P1 = 3×U1×I1×cosθ (θ is the phase angle between
positive-sequence voltage and positive-sequence current).
Reverse power protection supports definite-time characteristics complied with IEC 60255-3 and
ANSI C37.112. If the power value is less than “0”, and the absolute power value is greater than the
setting [32Ri.P_Set], reverse power protection will operate with a time delay [32Ri.t_Op]. The
operating characteristics curve of reverse power protection is shown in Figure 3.27-3.
[32Ri.t_Op]
P1
[32Ri.P_Set] 0
Reverse power protection is with instantaneous dropout characteristic. When the power is greater
than "0" or the power is less than the setting [32Ri.P_Set] multiplied by 0.95, reverse power
protection drops out immediately.
32R
32Ri.Enable 32Ri.On
32Ri.Block 32Ri.Blocked
32Ri.Valid
32Ri.St
32Ri.Op
32Ri.Alm
3.27.4 Logic
3
SET |P|>[32Ri.P_Set] &
SIG P<0
SIG U2>[32Ri.U2_VCE]
SIG 32Ri.Pkp
&
32Ri.Op
SET [32Ri.En_Alm]=Trp
&
32Ri.Alm
SET [32Ri.En_Alm]=Alm
3.27.5 Settings
Table 3.27-3 Settings of reverse power protection
3 When the protected component (line or cable) operates under overload condition for a long time,
the continuous heat accumulation will cause the protected component's temperature increasing.
The insulation of the protected component will be damaged and the aging of the protected
component will be accelerated. If the temperature reaches too high values, the protected
component might be damaged. A thermal overload will often not be detected by other protection
functions and the introduction of the thermal overload protection can allow the protected circuit to
operate closer to the thermal limits. The increasing utilization of the power system closer to the
thermal limits has generated a need of a thermal overload protection for power lines.
The device provides two methods to fulfill thermal overload protection, one is to calculate thermal
accumulation according the actual measured current, and the other is to calculate the protected
component's temperature according to the environmental medium temperature plus the
temperature difference.
Thermal overload protection calculates the overtemperature from the phase currents based on a
thermal model of the protected component (I2t characteristics) with the settable time constants
according to the IEC60255-8 standard. Two stages overload protection are available, each stage
can operate for alarm purpose and for trip purpose. An alarm level gives early warning to allow
operators to take action well before the line is tripped. Thermal accumulation can be cleared by
external input signal via the signal "49P1.Clr". There are two types of characteristics, cold start
characteristic and hot start characteristic. The corresponding equations are shown as below.
𝐼 [49Pi.Alpha_Cold]
𝑇 = 𝜏 × 𝑙𝑛
𝐼 [49Pi.Alpha_Cold] − (𝐾 × [49𝑃𝑖. 𝐼𝑏_𝑆𝑒𝑡])[49𝑃𝑖.𝐴𝑙𝑝ℎ𝑎_𝐶𝑜𝑙𝑑]
𝜏 is the thermal time constant of the protected component, the setting [49Pi.Tau]. When the current
is smaller than 0.04In, the thermal time constant adopts the value of [49Pi.Tau] × [49Pi.C_Disspt].
IP is the steady-state load current prior to the overload for a duration which would result in constant
thermal level (duration is greater than several time constant τ), which is memory current. For cold
start characteristic, it is zero.
ln is natural logarithm.
3
IP
The characteristic curve of thermal overload model is shown in Figure 3.28-1. (P = )
[49Pi.Ib_Set]
P=0
P=0.6
I
KIB
The device adopts the hot start characteristics. The calculation is carried out when Ip=0, so the
value of Ip is not required to be set. The tripping output of thermal overload protection is controlled
by the current, even if the value of thermal accumulation is greater than the setting [49Pi.K_Trp],
thermal overload protection drops off instantaneously when the current disappears. The alarm
output of thermal overload protection is not controlled by the current, and only if the value of thermal
accumulation is greater than the setting [49Pi.K_Alm], the alarm signal will be issued. The alarm
signal can be used to block AR.
EN [49Pi.En_Trp] >=1
&
EN [49Pi.En_Alm] 49Pi.On
SIG 49Pi.Enable
&
SIG 49Pi.Block >=1 49Pi.Blocked
SIG Fail_Device
&
49Pi.Valid
SET [49Pi.Ib_Set]
&
0 500ms &
SIG 49Pi.On 49Pi.Pkp/FD.Pkp
SIG 49Pi.Valid
SIG 49Pi.Pkp
&
3 SIG Ia 49Pi.StA
& Timer
SET [49Pi.Ib_Set] t
49Pi.Alm.PhA
t
EN [49Pi.En_Alm]
& Timer
t
49Pi.Op.PhA
t
EN [49Pi.En_Trp]
SIG 49Pi.Clr
SIG 49Pi.StA
>=1
SIG 49Pi.StB 49Pi.St
SIG 49Pi.StC
SIG 49Pi.Alm.PhA
>=1
SIG 49Pi.Alm.PhB 49Pi.Alm
SIG 49Pi.Alm.PhC
SIG 49Pi.Op.PhA
>=1
SIG 49Pi.Op.PhB 49Pi.Op
SIG 49Pi.Op.PhC
T=T1+T_Diff
T_Diff is the temperature difference between the protected component's temperature and the
environmental medium temperature.
T1 can be acquired by external transducer (for example, Pt100) or GOOSE signal. T_Diff can be
calculated according to the measured current, and it is changed with the current. When the current
is increased from 0 to I, the temperature accumulation complies with the following equation.
𝐼 −𝑡
𝑇_𝐷𝑖𝑓𝑓 = [49𝑃𝑖. 𝐾_𝑇_𝐷𝑖𝑓𝑓] × ( )[49Pi.Alpha_Cold] × (1 − 𝑒 [49𝑃𝑖.𝑇𝑎𝑢] )
[49𝑃𝑖. 𝐼𝑏_𝑆𝑒𝑡]
𝐼
𝑇_𝐷𝑖𝑓𝑓 = [49𝑃𝑖. 𝐾_𝑇_𝐷𝑖𝑓𝑓] × ( )[49Pi.Alpha_Cold]
[49𝑃𝑖. 𝐼𝑏_𝑆𝑒𝑡]
49P
49Pi.Clr 49Pi.Accu_A
49Pi.Enable 49Pi.Accu_B
49Pi.Block 49Pi.Accu_C
49Pi.T_Diff_A
49Pi.T_Diff_B
49Pi.T_Diff_C
49Pi.St
49Pi.StA
49Pi.StB
49Pi.StC
49Pi.Op
49Pi.Op.PhA
49Pi.Op.PhB
49Pi.Op.PhC
49Pi.On
49Pi.Blocked
49Pi.Valid
49Pi.Alm
3.28.4 Settings
Table 3.28-3 Settings of thermal overload protection
Undercurrent protection can isolate the fault from the system by detecting the smaller load current
when the load is lost, the capacitor is in loss of voltage and the motor is running without any load.
The device can provide one stage of undercurrent protection for tripping purpose or alarm purpose.
For different protected equipment, single-phase criterion or three-phase criterion can be selected.
The circuit breaker position and the load current also can be taken as the enabling conditions of
undercurrent protection. Undercurrent protection is with definite-time operating characteristics and
instantaneous dropout characteristics. Undercurrent protection can operate to trip or alarm. For
some specific applications, undercurrent protection needs to be blocked by the external signal, so
the device provides an input signal to be used to block undercurrent protection.
EN [37.En] &
37.On
SIG 37.Enable
&
SIG 37.Block >=1 37.Blocked
SIG Fail_Device
&
37.Valid
3
Figure 3.29-1 Logic of enabling undercurrent protection
SIG Ia<1.10×[37.I_Set]
>=1
SIG Ib<1.10×[37.I_Set] &
SIG Ic<1.10×[37.I_Set]
>=1
Current criterion
SET [37.Opt_1P/3P]=1P
SIG Ia<1.10×[37.I_Set]
&
SIG Ib<1.10×[37.I_Set] &
SIG Ic<1.10×[37.I_Set]
SET [37.Opt_1P/3P]=3P
SET [37.Opt_LogicMode]=None
>=1
&
>=1
SET [37.Opt_LogicMode]=CurrOrCBPos
&
&
SET [37.Opt_LogicMode]=CurrAndCBPos
SET [37.Opt_Trp/Alm]=Alm
"1-out-of-3" or "3-out-of-3" logic can be selected for the protection criterion. (1-out-of-3 means any
of three phase currents, 3-out-of-3 means all three phase currents). The circuit breaker position
with/without the current condition can be as an auxiliary criterion for undercurrent protection, which
3
can be configured via the setting [37.Opt_LogicMode]. The pickup logic of undercurrent protection
is shown in Figure 3.29-2.
Undercurrent protection supports definite-time characteristics complied with IEC 60255-3 and ANSI
C37.112. If the load current is less than the setting [37.I_Set], undercurrent protection will operate
with a time delay [37.t_Op].
[37.t_Op]
[37.T_Set]
I
Undercurrent protection is with instantaneous dropout characteristics. If the load current is greater
than the setting [37.I_Set] multiplied by 1.10, undercurrent protection will drop out immediately.
37
37.Enable 37.On
37.Block 37.Blocked
37.Valid
37.St
37.StA
3 37.StB
37.StC
37.Op
37.Op.PhA
37.Op.PhB
37.Op.PhC
37.Alm
3.29.4 Logic
SIG Ia<[37.I_Set]
>=1
SIG Ib<[37.I_Set] &
SIG Ic<[37.I_Set]
>=1
SET [37.Opt_1P/3P]=1P
SIG Ia<[37.I_Set]
&
SIG Ib<[37.I_Set] &
SIG Ic<[37.I_Set]
SET [37.Opt_1P/3P]=3P
3
& 37.St
SIG Auxiliary criterion &
[37.t_Op] 0
SIG 37.On
SIG 37.Pkp
&
37.Op
SET [37.Opt_Trp/Alm]=Trp
&
37.Alm
SET [37.Opt_Trp/Alm]=Alm
3.29.5 Settings
Table 3.29-3 Settings of undercurrent protection
When a fault happens to the power system, the device will operate to trip the circuit breaker, and
the fault will be isolated by opening the circuit breaker. If the circuit breaker fails to open within the
certain time due to some reasons (for example, low tripping pressure), the fault may cause system
stability being destroyed or electrical equipment being damaged. Breaker failure protection is
adopted to issue a backup tripping command to trip adjacent circuit breakers, and isolate the fault
as requested by the device.
According to the tripping information from the device and the auxiliary information (the current and
the circuit breaker position) of target circuit breaker, breaker failure protection constitutes the
criterion to discriminate whether the target circuit fails to open. If the criterion is confirmed, breaker
failure protection will operate to trip the target circuit breaker with the time delay
[CBx.50BF.t_ReTrp], trip it again with the time delay [CBx.50BF.t1_Op] and trip the adjacent circuit
breakers with the time delay [CBx.50BF.t2_Op]. As a special backup protection, breaker failure
protection can quickly isolate the fault, reduce the affected range by the fault, keep system stability
and prevent generators, transformers and other primary equipment from seriously damaged.
For double circuit breakers mode, the device will provide independent
breaker failure protection for CB1 and CB2 respectively. Both breaker failure
protections have the same logic. The difference is that the prefix “CBx.” is
added to all signals and settings for circuit breaker No.x (x=1 or 2).
The current check criterion includes three kinds of current elements: phase overcurrent element,
φ = A, B or C
The phase overcurrent element can be enabled or disabled by the setting [CBx.50BF.En_Ip]. For
single-phase initiating logic, if corresponding phase current is larger than the setting
[CBx.50BF.I_Set], the current check criterion based on phase overcurrent element meets the
condition. For three-phase initiating logic, if any phase current is larger than the setting
[CBx.50BF.I_Set], the current check criterion based on phase overcurrent element meets the
condition.
3
2. Zero-sequence overcurrent element
I2 is negative-sequence current
For single-phase initiating logic, if corresponding phase circuit breaker is in closed position, the
contact check criterion meets the condition. For three-phase initiating logic, if any phase circuit
breaker is in closed position, the contact check criterion meets the condition.
For breaker failure protection, phase-segregated re-trip, two phases inter-trip three phases, three-
phase re-trip and two time delays are available.
1. Phase-segregated re-trip
For phase-segregated tripping system, breaker failure protection provides phase-segregated re-
trip function. When breaker failure protection receives initiating signal of phase-segregated tripping
and the current check criterion or the contact check criterion meets the condition, the device will
issue phase-segregated tripping command to re-trip the target circuit breaker with the time delay
[CBx.50BF.t_ReTrp]. In order to avoid undesired operating of breaker failure protection and reduce
the affected range, phase-segregated re-trip does not block AR.
When the re-tripping is initiated by two-phase failure, two phase inter-trip three-phases operates to
trip three-phase circuit breaker. When the re-tripping is initiated by three-phase failure, three-phase
re-trip operates to trip three-phase circuit breaker.
2. Three-phase re-trip
For non phase-segregated tripping system, breaker failure protection provides three-phases re-trip
3 function. When breaker failure protection receives initiating signal of three-phases tripping and the
current check criterion or the contact check criterion meets the condition, the device will issue three-
phases tripping command to re-trip the target circuit breaker with the time delay
[CBx.50BF.t_ReTrp]. In order to avoid undesired operating of breaker failure protection and reduce
the affected range, three-phase re-trip does not block AR.
As similar as three-phase re-trip, the device will operate to re-trip the target circuit breaker again
with the time delay [CBx.50BF.t1_Op] when the relevant operating criterion is satisfied. It can be
enabled by the setting [CBx.50BF.En_t1].
As similar as three-phase re-trip, the device will operate to trip the adjacent circuit breakers with
the time delay [CBx.50BF.t2_Op] when the relevant operating criterion is satisfied. It can be enabled
by the setting [CBx.50BF.En_t2].
In addition, breaker failure protection provides an independent initiating function via the circuit
breaker position. The input signal "CBx.50BF.ExTrp_WOI" is energized, normally closed auxiliary
contact of the circuit breaker is chosen to trigger the timer of breaker failure protection. When the
initiating signal of breaker failure protection is energized for longer than 10s, an alarm signal
"CBx.50BF.Alm_Init" will be issued, and will drop out with a time delay of 10s.
50BF
CBx.50BF.Enable CBx.50BF.On
CBx.50BF.Block CBx.50BF.Blocked
CBx.50BF.ExTrpA CBx.50BF.Valid
CBx.50BF.ExTrpB CBx.50BF.St
CBx.50BF.ExTrpC CBx.50BF.StA
CBx.50BF.ExTrp3P CBx.50BF.StB 3
CBx.50BF.ExTrp_WOI CBx.50BF.StC
CBx.50BF.52b_PhA CBx.50BF.Op_ReTrpA
CBx.50BF.52b_PhB CBx.50BF.Op_ReTrpB
CBx.50BF.52b_PhC CBx.50BF.Op_ReTrpC
CBx.50BF.Op_ReTrp3P
CBx.50BF.Op_t1
CBx.50BF.Op_t2
CBx.50BF.Alm_Init
3.30.4 Logic
EN [CBx.50BF.En] &
CBx.50BF.On
SIG CBx.50BF.Enable
&
SIG CBx.50BF.Block >=1 CBx.50BF.Blocked
SIG Fail_Device
&
CBx.50BF.Valid
EN [CBx.50BF.En_InTrp_Init] &
CBx.50BF.InTrpA
SIG CBx.BFI_A
&
CBx.50BF.InTrpB
SIG CBx.BFI_B
&
CBx.50BF.InTrpC
SIG CBx.BFI_C
3
SIG CBx.50BF.ExTrp_WOI 10s 10s
&
EN [CBx.50BF.En_Alm_Init] CBx.50BF.Alm_Init
SIG CBx.50BF.Valid
EN [CBx.50BF.En_3I0_1P] >=1
&
SET 3I0>[CBx.50BF.3I0_Set]
SET [CBx.50BF.Opt_LogicMode]=Curr
SIG CBx.50BF.52b_PhC
SIG IA>[CBx.50BF.I_Set]
&
>=1 >=1
3 SIG IB>[CBx.50BF.I_Set]
&
SIG IC>[CBx.50BF.I_Set]
&
SET [CBx.50BF.Opt_LogicMode]=CurrAndCBPos
EN [CBx.50BF.En_ReTrp]
&
SIG Current/Contact check (A) & [CBx.50BF.t_ReTrp] 0 CBx.50BF.Op_ReTrpA
CBx.50BF.StA
&
SIG Current/Contact check (B) & [CBx.50BF.t_ReTrp] 0 CBx.50BF.Op_ReTrpB
CBx.50BF.StB
&
SIG Current/Contact check (C) & [CBx.50BF.t_ReTrp] 0 CBx.50BF.Op_ReTrpC
CBx.50BF.StC
SIG CBx.50BF.ExTrpA >=1
>=2 &
>=1 [CBx.50BF.t_ReTrp] 0 CBx.50BF.Op_ReTrp3P
SIG CBx.50BF.InTrpA
SIG CBx.50BF_InTrpC
&
SIG Current/Contact check
EN [CBx.50BF.En_Ip]
&
[CBx.50BF.t1_Op] 0 CBx.50BF.Op_t1
EN [CBx.50BF.En_t1]
&
[CBx.50BF.t2_Op] 0 CBx.50BF.Op_t2
EN [CBx.50BF.En_t2]
SIG CBx.50BF.Alm_Init
&
EN [CBx.50BF.En_ReTrp] [CBx.50BF.t_ReTrp] 0 CBx.50BF.Op_ReTrp3P
SIG CBx.50BF.ExTrp3P
&
SIG Current/Contact check
EN [CBx.50BF.En_Ip]
SIG CBx.50BF.ExTrp3P
&
EN [CBx.50BF.En_3I0_3P] &
>=1
3
SET 3I0>[CBx.50BF.3I0_Set]
& >=1 &
EN [CBx.50BF.En_I2_3P] & [CBx.50BF.t1_Op] 0 CBx.50BF.Op_t1
SET I2>[CBx.50BF.I2_Set]
SIG CBx.50BF.ExTrp_WOI
& >=1
EN [CBx.50BF.En_CB_Ctrl] CBx.50BF.St
SIG CBx.50BF.52b_PhA
&
SIG CBx.50BF.52b_PhB
SIG CBx.50BF.52b_PhC
EN [CBx.50BF.En_t1]
&
[CBx.50BF.t2_Op] 0 CBx.50BF.Op_t2
EN [CBx.50BF.En_t2]
3.30.5 Settings
Table 3.30-3 Settings of breaker failure protection
3 Enabling/disabling phase
Disabled overcurrent element of breaker
CBx.50BF.En_Ip Disabled
Enabled failure protection via three-
phases initiating signal
Enabling/disabling zero-
Disabled sequence overcurrent element of
CBx.50BF.En_3I0_3P Disabled
Enabled breaker failure protection via
three-phases initiating signal
Enabling/disabling negative-
Disabled sequence overcurrent element of
CBx.50BF.En_I2_3P Disabled
Enabled breaker failure protection via
three-phases initiating signal
Enabling/disabling breaker failure
Disabled
CBx.50BF.En_CB_Ctrl Disabled protection be initiated by normally
Enabled
closed contact of circuit breaker
Enabling/disabling abnormality
Disabled
CBx.50BF.En_Alm_Init Disabled check of breaker failure initiating
Enabled
signal
Breaker failure check mode
None: no check
None Curr: check the current
Curr CBPos: check the normally open
CBx.50BF.Opt_LogicMode Curr
CBPos auxiliary contact
CurrAndCBPos CurrAndCBPos: check the
current and normally open
auxiliary contact
Enabling/disabling breaker failure
Disabled
CBx.50BF.En_InTrp_Init Enabled protection be initiated by internal
Enabled
tripping
Stub differential protection is mainly designed for one and a half breakers arrangement. When line
disconnector is open and transmission line is put into maintenance, line VT is no voltage. Distance
protection is disabled, and stub differential protection is enabled. It is used to protect stub section
among two circuit breakers and line disconnector. Usually, stub differential protection is enabled
automatically by normally closed auxiliary contact of line disconnector. When CT ratio at both sides
is inconsistent, CT ratio of CB2 will be converted on the basis of CT ratio of CB2.
52
CT
3
CT
52
PCS-931S
52
Stub differential element is composed of percentage differential principle. Stub differential element can
be controlled by normally closed auxiliary contact of line disconnector to enabled or disabled. The
normally closed auxiliary contact of line disconnector is closed when line disconnector is open. The
operation criterion is:
• •
|𝐼𝜑1 + 𝐼𝜑2 | > [87𝑆𝑇𝐵. 𝐼_𝑃𝑘𝑝]
{• • • •
|𝐼𝜑1 + 𝐼𝜑2 | > [87𝑆𝑇𝐵. 𝑆𝑙𝑜𝑝𝑒] × |𝐼𝜑1 − 𝐼𝜑2 |
• •
𝐼𝜑1, 𝐼𝜑2 are secondary phase currents corresponding to both circuit breakers, are formed by phase
A, B, C
Under normal conditions, when stub differential protection is enabled, the device will issue the
alarm signal [87STB.Alm_Diff] with a time delay of 10s if the following operation criterion is met.
When the abnormality disappears, the alarm signal drops off with a time delay of 10s.
The device will issue the alarm signal [87STB.Alm_89b_DS] with the time delay of 10s if the signal
[87STB.89b_DS] is energized and the line is live, and the alarm signal will drop off with the time
delay of 10s after the abnormality disappears. When the alarm signal of disconnector position
appears, the disconnector position is considered as invalid stub differential protection and
differential current alarm will be blocked.
3 3.31.1.4 CT Saturation
When there is an external fault, transient CT saturation may be happened. In order to prevent stub
differential protection from undesired operation due to the serious saturation, the floating
technology of adaptive restraint current is adopted.
87STB
87STB.Enable 87STB.On
87STB.Block 87STB.Blocked
87STB.89b_DS 87STB.Valid
87STB.89b_DS_Rmt 87STB.Active
87STB.Op
87STB.St
87STB.StA
87STB.StB
87STB.StC
87STB.Op.PhsA
87STB.Op.PhsB
87STB.Op.PhsC
87STB.Alm_Diff
87STB.Alm_89b_DS
3.31.4 Logic
EN [87STB.En] &
87STB.On
SIG 87STB.Enable
&
SIG 87STB.Block >=1 87STB.Blocked
SIG Fail_Device
&
87STB.Valid
SIG 87STB.89b_DS
>=1
& 87STB.Active
SIG 87STB.89b_DS_Rmt
&
SET IDiffA >[87STB.I_Alm] &
&
SET IDiffC >[87STB.I_Alm] &
EN [87STB.En_Diff_Alm]
SIG 87STB.89b_DS
>=1
& 87STB.Active
>=1
SIG 87STB.89b_DS_Rmt 87STB.St
3.31.5 Settings
Table 3.31-3 Settings of stub differential protection
87STB.En
Disabled
Enabled
Enabling/disabling stub differential 3
Enabled protection
Disabled Enabling/disabling differential current
87STB.En_Diff_Alm Enabled
Enabled alarm function
Disabled Enabling/disabling stub differential
87STB.En_CTS_Blk Disabled
Enabled protection controlled by CT circuit failure
Generally, fault current is very large when multi-phase fault occurs between CT and circuit breaker
(i.e. dead zone) and it will have a greater impact on the system. Breaker failure protection can
operate after a longer time delay, in order to clear the dead zone fault quickly and improve the
system stability, dead zone protection with shorter time delay (compared with breaker failure
protection) is adopted.
For double circuit breakers mode, the device will provide independent dead
zone protection for CB1 and CB2 respectively. Both dead zone protections
have the same logic. The difference is that the prefix “CBx.” is added to all
signals and settings for circuit breaker No.x (x=1 or 2).
For some wiring arrangement (for example, circuit breaker is located between CT and the line), if
fault occurs between CT and circuit breaker, line protection can operate to trip circuit breaker quickly,
but the fault have not been cleared since local circuit breaker is tripped. Here dead zone protection
is needed in order to trip relevant circuit breaker.
50DZ
CBx.50DZ.Enable CBx.50DZ.On
CBx.50DZ.Block CBx.50DZ.Blocked
CBx.50DZ.Init CBx.50DZ.Valid
CBx.50DZ.St
CBx.50DZ.Op
3 CBx.50DZ.Alm_Init
3.32.4 Logic
EN [CBx.50DZ.En] &
CBx.50DZ.On
SIG CBx.50DZ.Enable
&
SIG CBx.50DZ.Block >=1 CBx.50DZ.Blocked
SIG Fail_Device
&
CBx.50DZ.Valid
&
>=1
SET [CBx.50DZ.En_Alm_Init] CBx.50DZ.Init_Valid
&
SIG CBx.50DZ.Valid
SIG CBx.52b_PhA
&
SIG CBx.52b_PhB 3
SIG CBx.52b_PhC
CBx.50DZ.St
SET Ia>[CBx.50DZ.I_Set]
&
>=1 & [CBx.50DZ.t_Op] 0 CBx.50DZ.Op
SET Ib>[CBx.50DZ.I_Set]
SET Ic>[CBx.50DZ.I_Set]
SIG CBx.Trp
3.32.5 Settings
Table 3.32-3 Settings of dead zone protection
Broken-conductor fault is difficult to be detected because there are no obvious fault characteristics
except for negative-sequence current, so negative-sequence overcurrent protection can be
considered to detect broken-conductor fault. However, under heavy load condition, negative-
sequence current is relatively large due to the unbalanced load, but negative-sequence current
because of broken-conductor fault under light load condition is relatively small. Hence, it is difficult
to set negative-sequence current protection reasonably so that it can suitable for both heavy load
condition and light load condition. Broken conductor protection based on the ratio of negative-
sequence current to positive sequence current can be used to detect the broken-conductor fault.
Broken-conductor fault mainly is single-phase broken or two-phases broken. The network of single-
phase broken is similar to that of two-phases earthing fault, positive-sequence, negative-sequence
and zero-sequence network is connected in parallel, I2/I1= Z0/(Z0+Z2), generally, zero-sequence
impedance is larger than positive-sequence impedance, i.e. I2/I1>0.5. The network of two-phases
broken is similar to that of single-phase earthing fault, positive-sequence, negative-sequence and
zero-sequence network is connected in series, so I2/I1=1.
46BC
46BC.Enable 46BC.On
46BC.Block 46BC.Blocked
46BC.Valid
46BC.St
46BC.Op
46BC.Alm
3.33.4 Logic
EN [46BC.En] &
46BC.On
SIG 46BC.Enable
&
SIG 46BC.Block >=1 46BC.Blocked
SIG Fail_Device
&
46BC.Valid
SET Ia>[46BC.I_Min]
>=1 &
SET Ib>[46BC.I_Min] 46BC.St
SET Ic>[46BC.I_Min]
[46BC.t_Op] 0ms &
SET I2/I1>[46BC.I2/I1_Set]
46BC.Op
SET [46BC.Opt_Trp/Alm]=Trp
&
46BC.Alm
SET [46BC.Opt_Trp/Alm]=Alm
3.33.5 Settings
Table 3.33-3 Settings of broken conductor protection
The pole discrepancy of circuit breaker may occur during operation of a breaker with segregated
operating gears for the three phases. The reason could be an interruption in the tripping/closing
circuits, or mechanical failure. When there is loading, zero-sequence current or negative-sequence
current will be generated in the power system, which will result in overheat of the generator or the
motor, so a pole discrepancy can only be tolerated for a limited period. Pole discrepancy protection
is required to eliminate the fault.
3
For double circuit breakers mode, the device will provide independent pole
discrepancy protection for CB1 and CB2 respectively. Both pole
discrepancy protections have the same logic. The difference is that the
prefix “CBx.” is added to all signals and settings for circuit breaker No.x (x=1
or 2).
Pole discrepancy protection determines three-phase breaker pole discrepancy condition by its
phase segregated CB auxiliary contacts. In order to improve the reliability of pole discrepancy
protection, zero-sequence current element or negative-sequence current element can be selected
as auxiliary criterion.
62PD
CBx.62PD.Enable CBx.62PD.On
CBx.62PD.Block CBx.62PD.Blocked
CBx.62PD.Init CBx.62PD.Valid
CBx.62PD.St
CBx.62PD.Op
CBx.62PD.Alm_Init
3.34.4 Logic
3
EN [CBx.62PD.En] &
CBx.62PD.On
SIG CBx.62PD.Enable
&
SIG CBx.62PD.Block >=1 CBx.62PD.Blocked
SIG Fail_Device
&
CBx.62PD.Valid
&
EN [CBx.62PD.En_Init_Alm]
>=1
& CBx.62PD.Init_Valid
SIG CBx.62PD.Valid
EN [CBx.62PD.En_3I0/I2_Ctrl] CBx.62PD.St
>=1 &
SET 3I0>[CBx.62PD.3I0_Set] >=1 [CBx.62PD.t_Op] 0 CBx.62PD.Op
SET I2>[CBx.62PD.I2_Set]
SIG CBx.62PD.Init_Valid
For the initiating signal of pole discrepancy protection ("CBx.62PD.Init"), it can be fulfilled by
configuring the position contacts of phase-segregated circuit breaker. For line protection, it has
been configured internally. In order to prevent pole discrepancy protection from operation during 1-
pole AR initiation, the output of 1-pole AR initiation can be used to block pole discrepancy protection.
3.34.5 Settings
Table 3.34-3 Settings of pole discrepancy protection
3 CBx.62PD.En
Disabled
Enabled
Enabling/disabling pole
Enabled discrepancy protection
Enabling/disabling residual current
Disabled criterion and negative-sequence
CBx.62PD.En_3I0/I2_Ctrl Enabled
Enabled current criterion for pole
discrepancy protection
Enabling/disabling abnormality
Disabled
CBx.62PD.En_Init_Alm Disabled check of initiating signal for pole
Enabled
discrepancy protection
During the synchronization process of generator-transformer unit, a flashover in the circuit breaker
is possible when the voltage on both sides of the circuit breaker is in opposite direction. In general,
the circuit breaker flashover only occurs on one or two phases, so three-phase circuit breaker
flashover can be ignored. The circuit breaker flashover will cause damage to the circuit breaker
itself, and even cause a burst. Therefore, flashover protection is provided for this fault.
For double circuit breakers mode, the device will provide independent
flashover protection for CB1 and CB2 respectively. Both flashover
protections have the same logic. The difference is that the prefix “CBx.” is
added to all signals and settings for circuit breaker No.x (x=1 or 2).
The circuit breaker flashover mainly occurs in the parallel process of the circuit breaker, which is
caused by the decrease of insulation capacity of the circuit breaker. The circuit breaker flashover
is generally periodic, flashover protection is in service within 5 cycles during closing the circuit
breaker. Flashover protection provides two time delays, the first time delay is used for generator's
field suppression, and the second time delay is used to initiate breaker failure protection. The
criterion is:
50F
CBx.50F.Enable CBx.50F.On
CBx.50F.Block CBx.50F.Blcked
CBx.50F.52b CBx.50F.Valid
CBx.50F.St 3
CBx.50F.Op_t1
CBx.50F.Op_t2
3.35.4 Logic
EN [CBx.50F.En] &
CBx.50F.On
SIG CBx.50F.Enable
&
SIG CBx.50F.Block >=1 CBx.50F.Blocked
SIG Fail_Device
&
CBx.50F.Valid
SIG CBx.50F.Valid
EN [CBx.50F.En_I0]
&
SET 3I0>[CBx.50F.3I0_Set]
3 SET Ia>[CBx.50F.I_Set]
>=1
SET Ib>[CBx.50F.I_Set]
SET Ic>[CBx.50F.I_Set]
3.35.5 Settings
Table 3.35-3 Settings of pole discrepancy protection
When breaker failure protection, dead zone protection or overvoltage protection, etc. of the
opposite end operates, it is required that the device at the local end operates quickly. The device
provides transfer trip to fulfill the application, including phase-segregated and non-phase-
segregated input signals used to initiate transfer trip, which can receive transfer trip signals from
the opposite end. After receiving transfer trip signal from the opposite end, simultaneous tripping
The device provides phase-segregated transfer trip and three-phases transfer trip, which can be
controlled by local fault detector by the settings [TT.En_FD_Ctrl].
⚫ [TT.Init_A]
⚫ [TT.Init_B]
⚫ [TT.Init_C] 3
2. Three-phases transfer trip
⚫ [TT.Init_3P]
These input signals are always supervised, and the device will issue an alarm [TT.Alm] and block
transfer trip once the binary input is energized for longer than the setting [TT.t_Op]+5s and drop off
after resumed to normal with a time delay of 10s. Both phase-segregated transfer trip and three-
phase transfer trip operate to block AR if the setting [TT.En_BlkAR] is set as "Enabled".
TT
TT.Enable TT.On
TT.Block TT.Blocked
TT.Init_3P TT.Valid
TT.Init_A TT.Alm
TT.Init_B TT.Op_3P
TT.Init_C TT.Op_A
TT.Op_B
TT.Op_C
TT.BlkAR
3.36.4 Logic
EN [TT.En] &
TT.On
BI TT.Enable
&
BI TT.Block >=1 TT.Blocked
SIG Fail_Device
&
TT.Valid
SIG 52b_PhA
&
SIG 52b_PhB >=1
SIG 52b_PhC
EN [TT.En_CB_Ctrl]
SIG TT.Alm 3
EN [TT.En_FD_Ctrl] >=1 &
SIG TT.Valid
&
[TT.t_Op] 0 TT.Op_3P
SIG TT.Init_3P
&
[TT.t_Op] 0 TT.Op_A
SIG TT.Init_A
&
[TT.t_Op] 0 TT.Op_B
SIG TT.Init_B
&
[TT.t_Op] 0 TT.Op_C
SIG TT.Init_C
>=1
&
TT.BlkAR
EN [TT.En_BlkAR]
3.36.5 Settings
Table 3.36-3 Settings of transfer trip
For any enabled protection tripping elements, their operation signal will convert to appropriate
tripping signals through trip logics and then trigger output contacts by configuration.
3
For double circuit breakers mode, the device will provide independent trip
logic for CB1 and CB2 respectively. Both trip logics have the same logic.
The difference is that the prefix “CBx.” is added to all signals for circuit
breaker No.x (x=1 or 2). For trip logic settings, only the setting [En_Trp3P]
will be added the prefix “CBx.” for circuit breaker No.x, which means that
both circuit breakers corresponding to the same line protection can be set
different trip mode.
Trip logic gathers signals from phase selection and protection tripping elements and then converts
the operation signal from protection tripping elements to appropriate tripping signals. The device
can implement phase-segregated tripping or three-phase tripping, and may output the contact of
blocking AR and the contact of initiating breaker failure protection.
After tripping signal is issued, the tripping pulse will be kept as same as the setting [t_Dwell_Trp]
at least. When the time delay is expired, for phase-segregated tripping, the tripping signal will drop
off immediately if the faulty current of corresponding phase is less than 0.04In (In is secondary
rated current), otherwise the tripping signal will be always kept until the faulty current of
corresponding phase is less than 0.04In. For three-phase tripping, the tripping signal will drop off
immediately if three-phase currents are all less than 0.04In, otherwise the tripping signal will be
always kept until three-phase currents are all less than 0.04In.
TRP
CBx.Enable CBx.TRP.On
CBx.Block CBx.TrpA
CBx.PrepTrp3P CBx.TrpB
CBx.TrpC
CBx.Trp
CBx.Trp3P 3
CBx.BFI_A
CBx.BFI_B
CBx.BFI_C
CBx.BFI
TRP
Line.Enable Line.Trp3P_PSFail
Line.Block Line.PSFail_BlkAR
Protection tripping signal of phase B configured to initiate BFP, BFI signal shall
8 CBx.BFI_B
be reset immediately after tripping signal drops off.
Protection tripping signal of phase C configured to initiate BFP, BFI signal shall
9 CBx.BFI_ C
be reset immediately after tripping signal drops off.
Protection tripping signal configured to initiate BFP, BFI signal shall be reset
10 CBx.BFI
immediately after tripping signal drops off.
11 Line.Trp3P_PSFail Initiating three-phase tripping due to failure in fault phase selection
12 Line.PSFail_BlkAR Blocking auto-reclosing due to failure in fault phase selection
3.37.4 Logic
SIG Line.Block
[t_Dwell_Trp] 0
[t_Dwell_Trp] 0
[t_Dwell_Trp] 0
EN [Line.En_PhSFail]
>=1
SIG Ia<0.04In
& &
SIG Ib<0.04In & CB No.x Trip Command
SIG Ic<0.04In
&
[t_Dwell_Trp] 0
&
CBx.TrpB
SIG Line trip command (phase B)
&
CBx.TrpC
SIG Line trip command (phase C)
>=1
3 &
SIG CBx.PrepTrp3P >=1
EN [CBx.En_3PTrp] &
SIG Line.Trip 3P Command
>=1 CBx.Trp3P
>=1
SIG Line.Trp3P_PSFail
>=1
Except undervoltage protection, &
tripping elements of all CBx.BFI
protections all initiate BFP
&
CBx.BFI_B
SIG CBx.TrpB
&
CBx.BFI_C
SIG CBx.TrpC
Faulty phase selection (FPS) indicates the result of fault phase selection, if multi-phase is selected,
three-phase breakers will be tripped.
Line tripping element indicates all operation signals of various line protection tripping elements,
such as distance protection, overcurrent protection, etc.
Breaker tripping element indicates all protection tripping elements concerned with circuit breaker,
such as pole discrepancy protection, etc.
Initiating BFP element indicates tripping element initiating BFP, except undervoltage protection,
3.37.5 Settings
Table 3.37-3 Settings of trip logic
To maintain the integrity of the overall electrical transmission system, the device is installed on the
transmission system to isolate faulted segments during system disturbances. Faults caused by
lightning, wind, or tree branches could be transient in nature and may disappear once the circuit is
de-energized. According to statistics, for overhead transmission line, 80%~90% of the faults on
overhead lines are the transient faults. AR are installed to restore the faulted section of the
transmission system once the fault is extinguished (providing it is a transient fault). For certain
transmission systems, AR is used to improve system stability by restoring critical transmission
paths as soon as possible. Besides overhead lines, other equipment failure, such as cables, busbar,
transformer fault and so on, are generally permanent fault, and AR is not initiated after faulty feeder
is tripped. For some mixed circuits, such as overhead line with a transformer unit, hybrid
transmission lines, etc., it is required to ensure that AR is only initiated for faults overhead line
section, or make a choice according to the situation.
For double circuit breakers mode, the device will provide independent
automatic reclosure function for CB1 and CB2 respectively. Both automatic
reclosure functions have the same logic. The difference is that the prefix
“CBx.” is added to all signals and settings for circuit breaker No.x (x=1 or 2).
AR can be used with either integrated device or external device. When AR is used with integrated
device, the internal protection logic can initiate AR, moreover, a tripping contact from external
device can be connected to the device via input signal to initiate integrated AR.
When AR is used as an independent device, it can be initiated by the protections′ operating signal.
The device can output some configurable output signals (such as, contact signals or digital signal,
for example, GOOSE signal) to initiate external AR or block external AR. The contact signals
3 includes phase-segregated tripping signal, single-phase tripping signal, three-phase tripping signal,
blocking AR signal and protection operating signal, etc,. According to requirement, these contacts
can be selectively connected to external AR.
According to the requirement, the device can be set as one-shot or multi-shot AR. When adopting
multi-shot AR, the AR mode of first time reclosing can be set as 1-pole AR, 3-pole AR or 1/3-pole
AR. The rest AR mode is only 3-pole AR.
3.38.1.1 Enable AR
& CBx.79.Off
SET [CBx.79.Opt_Enable]=Setting&Config &
SIG CBx.79.Enable
SIG CBx.79.Block
3.38.1.2 AR Mode
AR mode includes 1-pole AR, 3-pole AR and 1/3-pole AR. AR mode can be selected by the settings
or configuration signals.
1-pole AR: single-phase fault initiates 1-pole AR and multi-phase fault blocks AR.
3-pole AR: any kinds of fault all initiates 3-pole AR and the device provides some settings to block
AR for multi-phase fault and three-phase fault.
1/3-pole AR: single-phase fault initiates 1-pole AR and multi-phase fault initiates 3-pole AR. The
device provides the setting to block AR for three-phase fault.
Setting
EN [CBx.79.En_1P]
CBx.79.Mode_1P
SIG CBx.79.Sel_1P
Config
Setting
EN [CBx.79.En_3P]
CBx.79.Mode_3P
SIG CBx.79.Sel_3P
Config
Setting
EN [CBx.79.En_1P/3P]
CBx.79.Mode_1P/3P
3
SIG CBx.79.Sel_1P/3P
Config
SET [CBx.79.Opt_ValidMode]
Setting
EN [CBx.79.En_SynChk]
CBx.79.On_SynChk
SIG CBx.79.Sel_SynChk
Config
Setting
EN [CBx.79.En_SynDd_RefDd]
CBx.79.On_SynDd_RefDd
SIG CBx.79.Sel_SynDd_RefDd
Config
Setting
EN [CBx.79.En_SynLv_RefDd]
CBx.79.On_SynLv_RefDd
SIG CBx.79.Sel_SynLv_RefDd
Config
Setting
EN [CBx.79.En_SynDd_RefLv]
CBx.79.On_SynDd_RefLv
SIG CBx.79.Sel_SynDd_RefLv
Config
Setting
EN [CBx.79.En_NoChk]
CBx.79.On_NoChk
SIG CBx.79.Sel_NoChk
Config
SET [CBx.79.Opt_RSYN_ValidMode]
When the synchronism check mode of auto-reclosing is independent of that of manual closing, the
device provides dedicated settings used by synchronism check for AR. The synchronism check
When the setting [CBx.79.Opt_RSYN_ValidMode] is set as "Setting", the synchronism check mode
for AR is determined by the settings, [CBx.79.En_SynChk], [CBx.79.En_SynDd_RefDd],
[CBx.79.En_SynLv_RefDd], [CBx.79.En_SynDd_RefLv] and [CBx.79.En_NoChk].
When the setting [CBx.79.Opt_RSYN_ValidMode] is set as "Config", the synchronism check mode
for AR is determined by configuration signals, "CBx.79.Sel_SynChk",
"CBx.79.Sel_SynDd_RefDd", "CBx.79.Sel_SynLv_RefDd", "CBx.79.Sel_SynDd_RefLv" and
"CBx.79.Sel_NoChk".
SIG CBx.79.On_SynDd_RefDd
&
SIG CBx.25.RefDd & CBx.79.Ok_SynDd_RefDd
SIG CBx.25.SynDd
SIG CBx.79.On_SynLv_RefDd
&
SIG CBx.25.RefDd & CBx.79.Ok_SynLv_RefDd
SIG CBx.25.SynLv
SIG CBx.79.On_SynDd_RefLv
&
SIG CBx.25.RefLv & CBx.79.Ok_SynDd_RefLv
SIG CBx.25.SynDd
>=1
>=1
SIG CBx.79.Ok_SynChk CBx.79.Ok_Chk
SIG CBx.79.On_SynChk
Based on the chosen synchronism check mode for AR, the device judges whether the synchronism
condition is satisfied, and then implement reclosing. When none of the synchronism check modes
for AR is selected, the device will issue an alarm "CBx.79.Alm_RSYN_Mode".
3.38.1.4 AR Ready
AR must be ready to operate before performing reclosing. The output signal [CBx.79.Ready] means that
the auto-reclosure can perform at least one time of reclosing function, i.e., breaker open-close-open.
When the device is energized or after the settings are modified, AR cannot be ready unless the following
conditions are met:
1. AR is enabled.
2. The circuit breaker is ready, such as, normal storage energy and no low pressure signal.
3. The duration of the circuit breaker in closed position pre-fault is greater than the setting
[CBx.79.t_CBClsd].
After AR operates, it must reset, i.e., [CBx.79.Active]=0, in addition to the above conditions for
reclosing again.
When there is a fault on an overhead line, the concerned circuit breakers will be tripped normally.
After the fault is cleared, the tripping signal will drop out immediately. In case the circuit breaker is
in failure, etc., and the tripping signal of the circuit breaker maintains and in excess of the time
delay [CBx.79.t_PersistTrp], AR will be blocked, as shown in Figure 3.38-5.
The input signal [CBx.79.CB_Healthy] must be energized before AR gets ready. Because most
3
circuit breakers can finish one complete process: open-closed-open, it is necessary that circuit
breaker has enough energy before reclosing. When the time delay of AR is exhausted, AR will be
blocked if the input signal [CBx.79.CB_Healthy] is still not energized within time delay
[CBx.79.t_CBReady]. If this function is not required, the input signal [CBx.79.CB_Healthy] can be
not to configure, and its state will be thought as "1" by default.
In order to block AR reliably even if the signal of manually open circuit breaker not connected to
the input signal of blocking AR, when the circuit breaker is open by manually and there is CB
position input under normal conditions, AR will be blocked with the time delay of 100ms if AR is not
initiated and no any trip signal.
En [CBx.79.En_PDF_Blk]
EN [CBx.79.Num]=1
>=1
& CBx.79.Blocked
SIG Three phase trip >=1
SIG Phase A open &
& >=1
&
When AR is disabled, AR fails, synchrocheck fails or last shot is reached, or when the internal
blocking condition of AR is met (such as, zone 3 of distance protection operates, the device
operates for multi-phase fault, three-phase fault and so on). AR will be discharged immediately and
next AR will be disabled. When the input signal [CBx.79.LockOut] is energized, AR will be blocked
immediately. The blocking flag of AR will be also controlled by the internal blocking condition of AR.
When the blocking flag of AR is valid, AR will be blocked immediately. The logic of AR ready is
shown in Figure 3.38-6.
When a fault occurs under pole disagreement condition, blocking AR can be enabled or disabled.
The time delay [CBx.79.t_SecFault] is used to discriminate another fault which begins after 1-pole
AR initiated. AR will be blocked if another fault happens after this time delay if the setting
3 [CBx.79.En_PDF_Blk] is set as "Enabled", and 3-pole AR will be initiated if [CBx.79.En_PDF_Blk]
is set as "Disabled".
AR will be blocked immediately once the blocking condition of AR appears, but the blocking
condition of AR will drop out with a time delay [CBx.79.t_DDO_Blk] after blocking signal disappears.
When one-shot and 1-pole AR is enabled, AR will be blocked immediately if there are binary inputs
of multi-phase CB position is energized.
>=1
SIG CB closed position [CBx.79.t_CBClsd] 0 &
SIG CBx.79.Active >=1
BI [CBx.79.CB_Healthy] 0 [CBx.79.t_CBReady]
SIG CBx.79.On
When any protection element operates to trip, the device will output a signal [CBx.79.Active] until AR
drop out (Reset Command). Any tripping signal can be from external protection device or internal
protection element. For one-shot reclosing, if 1-pole AR mode is selected, AR will be discharged when
there is three-phase tripping signal or input signal of multi-phase open position.
When AR is enabled, the device will output the signal [CBx.79.Perm_Trp3P] if AR is not ready, or AR
mode is set as 3-Pole AR, or another fault occurs after the circuit breaker is open.
SIG CBx.79.On
SIG CBx.79.Mode_3P
SIG CBx.79.Ready
SIG CBx.79.Trp
SIG CBx.79.Trp3P
SIG CBx.79.TrpC
3
SIG Phase A open
3.38.1.5 AR Initiation
AR can be initiated by tripping signal of line protection, and the tripping signal may be from internal trip
signal or external trip signal.
When selecting 1-pole AR or 1/3-pole AR, line single-phase fault will trigger 1-pole AR. When AR
is ready to reclosing ("CBx.79.Ready"=1) and the single-phase tripping signal is received, this
single-phase tripping signal will be kept in the device, and 1-pole AR will be initiated after the single-
phase tripping signal drops out. The single-phase tripping signal kept in the device will be cleared
after the completion of AR sequence (Reset Command). Its logic is shown in Figure 3.38-8.
&
&
SIG CBx.79.Ready 1-pole AR Initiation
SIG CBx.79.Mode_1P/3P
When selecting 3-pole AR or 1/3-pole AR, three-phase tripping signal will trigger 3-pole AR. When
AR is ready to reclosing ("CBx.79.Ready"=1) and the three-phase tripping signal is received, this
three-phase tripping signal will be kept in the device, and 3-pole AR will be initiated after the three-
phase tripping signal drops out. The three-phase tripping signal kept in the device will be cleared
after the completion of the AR sequence (Reset Command). Its logic is shown in Figure 3.38-9.
&
&
SIG CBx.79.Ready 3-pole AR Initiation
When AR mode is set as 1/3-pole AR, single-phase fault will initiate 3-pole AR if the circuit breaker
is in open position.
2. AR initiated by CB state
AR can be initiated by CB state by setting the setting [CBx.79.En_CBInit]. Under normal conditions,
when AR is ready to reclose ("CBx.79.Ready"=1), AR will be initiated if circuit breaker is open and
corresponding phase current is nil. AR initiated by CB state can be divided into initiating 1-pole AR and
3-pole AR, their logics are shown in Figure 3.38-10 and Figure 3.38-11 respectively. Usually normally
closed contact of circuit breaker is used to reflect CB state.
SIG CBx.79.Mode_1P
>=1
SIG CBx.79.Mode_3P
SIG CBx.79.Mode_1P/3P
SIG CBx.79.Mode_1P/3P
When the dead time delay of AR expires after AR is initiated, as for 1-pole AR, the reclosing is not
permissible unless live three-phase check is met. As far as the 3-pole AR, if the synchronism check is
enabled, the release of reclosing signal shall be subject to the result of synchronism check. After the
dead time delay of AR expires, if the synchronism check is still unsuccessful within the time delay
[CBx.79.t_wait_Chk], the signal of synchronism check failure ("CBx.79.Fail_Chk") will be output and
the AR will be blocked. If 3-pole AR with no-check is enabled, the condition of synchronism check
success ("CBx.25.RSYN_OK") will always be established. And the signal of synchronism check success
("CBx.25.RSYN_OK") from the synchronism check logic can be applied by AR inside the device or
outside the device.
CBx.79.Inprog_1P
SIG 1-pole AR Initiation >=1
CBx.79.Inprog
SIG 3-pole AR Initiation
CBx.79.Inprog_3P
[CBx.79.t_Dd_1PS1] 0 &
If 79.Inhibit_AR operates, >=1
SIG CBx.79.Inhibit then circuit of time delay AR Pulse
will be interrupted.
SIG 1-pole AR Initiation &
SIG CBx.79.Ok_3PLvChk
[CBx.79.t_Dd_3PS1] 0 &
If 79.Inhibit_AR operates,
then circuit of time delay
will be interrupted. >=1
& [CBx.79.t_Wait_Chk] 0 CBx.79.Fail_Chk
SIG 3-pole AR Initiation
SIG CBx.25.RSYN_OK
In the process of channel abnormality, an internal fault occurs on the transmission line, backup
protection at both ends of line will operate to trip the circuit breaker of each end. The operation time of
backup protection at both ends of the line is possibly non-accordant, whilst the time delay of AR needs
to consider the arc-extinguishing and insulation recovery ability for transient fault, so the time delay of
AR shall be considered comprehensively according to the operation time of the device at both ends.
When the communication channel of main protection is abnormal (input signal [CBx.79.PLC_Lost] is
energized), and the setting [CBx.79.En_AddDly] is set as "Enabled", then the dead time delay of AR
shall be equal to the original dead time delay of AR plus the extra time delay [CBx.79.t_AddDly], so as
to ensure the recovery of insulation intensity of fault point when reclosing after transient fault. This extra
time delay [CBx.79.t_AddDly] is only valid for the first shot AR.
EN [CBx.79.En_AddDly]
Reclosing pulse length may be set through the setting [CBx.79.t_PW]. For the circuit breaker without
anti-pump interlock, the setting [CBx.79.En_CutPulse] is available to control the reclosing pulse. When
this function is enabled, if the device operates to trip during reclosing, the reclosing pulse will drop out
immediately, so as to prevent multi-shot reclosing onto fault. After the reclosing signal is issued, AR will
drop out with time delay [CBx.79.t_Reclaim], and can carry out next reclosing.
The reclaim timer is started when the CB closing signal is given. The reclaim timer defines a time from
the issue of the reclosing command, after which the reclosing function resets. Should a new trip occur
during this time, it is treated as a continuation of the first fault.
EN [CBx.79.En_CutPulse]
>=1
&
SIG CBx.79.Close [CBx.79.t_Reclaim] 0 Reset Command
0 2s CBx.79.Completed
SET [CBx.79.Opt_Priority]=High
For 1-pole AR, in order to prevent pole discrepancy protection from maloperation under pole
discrepancy conditions, the contact of "1-pole AR initiation" can be used to block pole discrepancy
protection. 3
3.38.1.7 Reclosing Failure and Success
SIG CBx.79.On
&
SIG CBx.79.Ready
SIG CBx.79.Blocked
SIG CBx.79.WaitMaster
& >=1
SET [CBx.79.Opt_Priority]=Low [CBx.79.t_WaitMaster] 0 CBx.79.Failed
>=1
&
SIG AR Pulse [CBx.79.t_Fail] 0 &
SIG CB closed
EN [CBx.79.En_FailCheck] &
& CBx.79.Succeeded
0 [CBx.79.t_Fail]
For line fault, the fault will be cleared after the device operates to trip. When the following cases appear,
the reclosing is unsuccessful. After unsuccessful AR is confirmed, AR will be blocked.
1. If any protection element operates to trip when AR is enabled ("CBx.79.On"=1) and AR is not
ready ("CBx.79.Ready"=0), the device will output the signal " CBx.79.Failed".
2. For one-shot AR, if the tripping signal is received again within reclaim time after the reclosing
pulse is issued, the reclosing shall be considered as unsuccessful.
3. For multi-shot AR, if the reclosing times are equal to the setting value of AR number and the
tripping signal is received again after the last reclosing pulse is issued, the reclosing shall be
considered as unsuccessful.
The device may be set up into one-shot or multi-shot AR. Through the setting [CBx.79.Num], the
3 maximum number of reclosing attempts may be set up to 4 times. Generally, only one-shot AR is
selected. Some corresponding settings may be hidden if one-shot AR is selected.
1. 1-pole AR
For 1-pole AR mode, no matter what the setting [CBx.79.Num] is, the reclosing number is only one.
(Hence, the setting [CBx.79.Num] is recommended to be set as "1".) For one-shot 1-pole AR mode,
1-pole AR will be initiated only for single-phase fault and respective faulty phase selected, otherwise,
AR will be blocked. For single-phase transient fault on the line, line protection device will operate
to trip and 1-pole AR is initiated. After the dead time delay for 1-pole AR is expired, the device will
send reclosing pulse, and then AR will drop out after the time delay [CB1.79.t_Reclaim] to ready
for the next reclosing. For permanent fault, the device will operate to trip again after the reclosing
is performed, and the device will output the signal of reclosing failure "CBx.79.Failed".
2. 3-pole AR
⚫ [CBx.79.Num]=1
It means one-shot reclosing. For one-shot 3-pole AR mode, line protection device will operate to
trip when a transient fault occurs on the line and 3-pole AR will be initiated. After the dead time
delay for 3-pole AR is expired, the device will send reclosing pulse, and then AR will drop out after
the time delay [CBx.79.t_Reclaim] to ready for the next reclosing. For permanent fault, the device
will operate to trip again after the reclosing is performed, and the device will output the signal of
reclosing failure "CBx.79.Failed".
⚫ [CBx.79.Num]>1
It means multi-shot reclosing. For multi-shot reclosing in 3-pole AR mode, line protection device
will operate to trip when a transient fault occurs on the line and 3-pole AR will be initiated. After the
dead time delay of the first reclosing is expired, the device will send reclosing pulse, and then AR
will drop out after the time delay [CBx.79.t_Reclaim] to ready for the next reclosing. For permanent
fault, the device will operate to trip again after the reclosing is performed, and then 3-pole AR is
initiated after the tripping contact drops off. After the time delay for AR is expired, the device will
send reclosing pulse. The sequence is repeated until the reclosing is successful or the maximum
permit reclosing number [CBx.79.Num] is reached.
3. 1/3-pole AR
⚫ [CBx.79.Num]=1
It means one-shot reclosing. For one-shot 1/3-pole AR mode, line protection device will operate to
trip when a transient fault occurs on the line and 1-pole AR will be initiated for single-phase fault
and 3-pole AR will be initiated for multi-phase fault. After respective dead time delay for AR is
expired, the device will send reclosing pulse, and then AR will drop out after the time delay
[CBx.79.t_Reclaim] to ready for the next reclosing. For permanent fault, the device will operate to
trip again after the reclosing is performed, and the device will output the signal of reclosing failure
"CBx.79.Failed".
⚫ [CBx.79.Num]>1
It means multi-shot reclosing. For multi-shot reclosing in 1/3-pole AR mode, line protection device 3
will operate to trip when a transient fault occurs on the line and AR will be initiated. After the dead
time delay of the first reclosing is expired, the device will send reclosing pulse, and then AR will
drop out after the time delay [CBx.79.t_Reclaim] to ready for the next reclosing. For permanent
fault, the device will operate to trip again after the reclosing is performed, and then 3-pole AR is
initiated after the tripping contact drops off. After the time delay for AR is expired, the device will
send reclosing pulse. The sequence is repeated until the reclosing is successful or the maximum
permit reclosing number [CBx.79.Num] is reached. Table 3.38-1 shows the number of reclose
attempts with respect to the settings and AR modes. "N-1AR" and "N-3AR" indicate the reclosing
number of 1-pole AR and 3-pole AR respectively.
Duplicated protection configurations are normally applied for UHV lines. If reclosing function is
integrated within line protections, the auto-reclosing function can be enabled in any or both of the
line protections without coordination.
If both sets of reclosing functions are enabled, when one of them first recloses onto a permanent
fault, the other will block the reclosing pulse according to the latest condition of the faulty phase.
For one-shot AR mode, if the current is detected in the faulty phase, AR will be blocked immediately
to prevent the circuit breaker from repetitive reclosing. For multi-shot AR mode, if the current is
detected in the faulty phase, the current reclosing pulse will be blocked and go into the next
reclosing pulse logic automatically. If the maximum permitted reclosing number [CBx.79.Num] is
reached, the auto-reclosure will drop off after the time delay [CBx.79.t_Reclaim].
For one-shot or multi-shot AR, there is a corresponding reclosing counter at each stage. After
reclosing pulse is sent, the corresponding reclosing counter will plus 1 and the reclosing counter
may be cleared by the submenu “Clear Counter”. If the circuit breaker is reclosed by other devices
during AR initiation, the auto-reclosure will go into the next reclosing pulse logic.
The following four examples indicate typical time sequence of 1-pole/3-pole AR process for
transient fault and permanent fault respectively.
Signal
Fault
3 Trip
CB 52b
CB 1P Open [CBx.79.t_Reclaim]
CBx.79.t_Reclaim
CBx.79.Active
CBx.79.Inprog
CBx.79.Inprog_1P [CBx.79.t_Dd_1PS1]
CBx.25.RSYN_OK
CBx.79.Out [CBx.79.t_PW_AR]
CBx.79.Perm_Trp3P
CBx.79.Failed
Time
Signal
Fault
Trip
CBx.79.t_Reclaim [CBx.79.t_Reclaim]
CBx.79.Active
CBx.79.Inprog
CBx.79.Inprog_1P
[CBx.79.t_Dd_1PS1]
CBx.79.Inprog_3PS2
[CBx.79.t_Dd_3PS2]
CBx.25.RSYN_OK
CBx.79.Out [CBx.79.t_PW_AR]
[CBx.79.t_PW_AR]
CBx.79.Perm_Trp3P
CBx.79.Failed 200ms
Time
Signal
Fault
Trip3P
CB 52b
CB 3P Open [CBx.79.t_Reclaim]
CBx.79.t_Reclaim
CBx.79.Active
CBx.79.Inprog
CBx.79.Inprog_3P [CBx.79.t_Dd_3PS1]
3
CBx.25.RSYN_OK
CBx.79.Out [CBx.79.t_PW_AR]
CBx.79.Perm_Trp3P
CBx.79.Failed
Time
Signal
Fault
Trip3P
CBx.79.t_Reclaim [CBx.79.t_Reclaim]
CBx.79.Active
CBx.79.Inprog
CBx.79.Inprog_3P
[CBx.79.t_Dd_3PS1]
CBx.79.Inprog_3PS2
[CBx.79.t_Dd_3PS2]
CBx.25.RSYN_OK
CBx.79.Out [CBx.79.t_PW_AR]
[CBx.79.t_PW_AR]
CBx.79.Perm_Trp3P
CBx.79.Failed 200ms
Time
79
CBx.79.Enable CBx.79.Alm_RSYN_Mode
CBx.79.Block CBx.79.On_SynChk
CBx.79.Sel_SynChk CBx.79.On_SynDd_RefDd
CBx.79.Sel_SynDd_RefDd CBx.79.On_SynLv_RefDd
CBx.79.Sel_SynLv_RefDd CBx.79.On_SynDd_RefLv
3 CBx.79.Sel_SynDd_RefLv CBx.79.On_NoChk
CBx.79.Sel_NoChk CBx.79.On
CBx.79.Sel_1P CBx.79.Off
CBx.79.Sel_3P CBx.79.Close
CBx.79.Sel_1P/3P CBx.79.Ready
CBx.79.Trp CBx.79.AR_Blkd
CBx.79.Trp3P CBx.79.Active
CBx.79.TrpA CBx.79.Inprog
CBx.79.TrpB CBx.79.Inprog_1P
CBx.79.TrpC CBx.79.Inprog_3P
CBx.79.Lockout CBx.79.Inprog_3PS1
CBx.79.PLC_Lost CBx.79.Inprog_3PS2
CBx.79.WaitMaster CBx.79.Inprog_3PS3
CBx.79.CB_Healthy CBx.79.Inprog_3PS4
CBx.79.Clr_Counter CBx.79.WaitToSlave
CBx.79.Inhibit CBx.79.Perm_Trp1P
CBx.79.Perm_Trp3P
CBx.79.Status
CBx.79.Failed
CBx.79.Succeeded
CBx.79.Completed
CBx.79.Fail_Chk
CBx.79.Mode_1P
CBx.79.Mode_3P
CBx.79.Mode_1/3P
selected.
Dead synchronization voltage and live reference voltage check for AR is
5 CBx.79.On_SynDd_RefLv
selected.
6 CBx.79.On_NoChk No check for AR is selected.
7 CBx.79.On AR is enabled.
8 CBx.79.Off AR is disabled.
9 CBx.79.Close AR operates.
10 CBx.79.Ready AR have been ready for reclosing cycle.
11 CBx.79.Blocked AR is blocked.
12 CBx.79.Active AR logic is active.
3 13 CBx.79.Inprog AR cycle is in progress
14 CBx.79.Inprog_1P The first 1-pole AR cycle is in progress
15 CBx.79.Inprog_3P 3-pole AR cycle is in progress
16 CBx.79.Inprog_3PS1 First 3-pole AR cycle is in progress
17 CBx.79.Inprog_3PS2 Second 3-pole AR cycle is in progress
18 CBx.79.Inprog_3PS3 Third 3-pole AR cycle is in progress
19 CBx.79.Inprog_3PS4 Fourth 3-pole AR cycle is in progress
Waiting signal of AR which will be sent to slave (when reclosing multiple
20 CBx.79.WaitToSlave
circuit breakers)
21 CBx.79.Perm_Trp1P Single-phase circuit breaker will be tripped once protection device operates
22 CBx.79.Perm_Trp3P Three-phase circuit breaker will be tripped once protection device operates
AR status
0: AR is preprocessed.
23 CBx.79.Status 1: AR is ready.
2: AR is in progress.
3: AR is successful.
24 CBx.79.Failed Auto-reclosing fails
25 CBx.79.Succeeded Auto-reclosing is successful
26 CBx.79.Fail_Chk Synchrocheck for AR fails
27 CBx.79.Mode_1P Output of 1-pole AR mode
28 CBx.79.Mode_3P Output of 3-pole AR mode
29 CBx.79.Mode_1P/3P Output of 1/3-pole AR mode
30 CBx.79.Completed AR is completed.
3.38.4 Settings
Table 3.38-4 Settings of AR
CBx.79.En_SynLv_RefDd
Disabled
Disabled
synchronization voltage and 3
Enabled dead reference voltage check for
AR
Enabling/disabling dead
Disabled
CBx.79.En_SynDd_RefLv Disabled synchronization voltage and live
Enabled
reference voltage check for AR
Disabled Enabling/disabling no check for
CBx.79.En_NoChk Disabled
Enabled AR
Maximum number of reclosing
CBx.79.Num 1~4 1 1
attempts
Dead time of first shot 1-pole
CBx.79.t_Dd_1PS1 0.000~600.000 0.001 s 0.800
reclosing
Dead time of first shot 3-pole
CBx.79.t_Dd_3PS1 0.000~600.000 0.001 s 0.600
reclosing
Dead time of second shot 3-pole
CBx.79.t_Dd_3PS2 0.000~600.000 0.001 s 0.600
reclosing
Dead time of third shot 3-pole
CBx.79.t_Dd_3PS3 0.000~600.000 0.001 s 0.600
reclosing
Dead time of fourth shot 3-pole
CBx.79.t_Dd_3PS4 0.000~600.000 0.001 s 0.600
reclosing
Time delay of circuit breaker in
CBx.79.t_CBClsd 0.000~600.000 0.001 s 5.000
closed position before reclosing
Time delay to wait for CB
healthy, and begin to timing
when the input signal
CBx.79.t_CBReady 0.000~600.000 0.001 s 5.000 [CBx.79.CB_Healthy] is de-
energized and if it is not
energized within this time delay,
AR will be blocked.
Maximum wait time for
CBx.79.t_Wait_Chk 0.000~600.000 0.001 s 10.000
synchronism check
Enabling/disabling auto-
Disabled
CBx.79.En_AddDly Disabled reclosing with an additional dead
Enabled
time delay
Enabling/disabling confirm
Disabled
CBx.79.En_FailCheck Disabled whether AR is successful by
Enabled
checking CB state
Enabling/disabling auto-
Disabled reclosing blocked when a fault
CBx.79.En_PDF_Blk Disabled
Enabled occurs under pole disagreement
condition
Disabled Enabling/disabling adjust the
CBx.79.En_CutPulse Disabled
Enabled length of reclosing pulse
Disabled Enabling/disabling auto-
CBx.79.En Enabled
Enabled reclosing
Enabling/disabling AR by
external input signal besides
Setting logic setting [CBx.79.En]
CBx.79.Opt_Enable Setting
Setting&Config Setting: only the setting
Setting&Config: the setting and
configuration signal
CBx.79.En_CBInit Disabled Disabled Enabling/disabling AR be
The purpose of VT circuit supervision is to detect whether VT circuit is normal. Because some
protection functions, such as distance protection, under-voltage protection and so on, will be
influenced by VT circuit failure, these protection functions should be disabled when VT circuit fails.
VT circuit failure can be caused by many reasons, such as fuse blown due to short-circuit fault,
poor contact of VT circuit, VT maintenance and so on. The device can detect them and issue an
alarm signal to block relevant protection functions. However, the alarm of VT circuit failure should
not be issued when the following cases happen.
2. Only current protection functions are enabled and VT is not connected to the device.
VT circuit supervision can detect failure of single-phase, two-phase and three-phase on protection
VT. Under normal condition, the device continuously supervises input voltage from VT, VT circuit
failure signal will be activated if residual voltage exceeds the threshold value, or negative-sequence
voltage exceeds the threshold value or positive-sequence voltage is lower than the threshold value.
If the device is triggered to pick up by phase overcurrent protection, earth fault protection, current
differential protection, fault detector, distance protection and breaker failure protection, the time
delay timer of VT circuit supervision will be paused until these protection functions returns to normal
state.
Under normal conditions, the device detect residual voltage greater than the setting [VTS.3U0_Set]
or negative-sequence voltage greater than the setting [VTS.U2_Set] to determine single-phase or
two-phase VT circuit failure, and detect positive-sequence voltage less than the setting
[VTS.U1_Set] to determine three-phase VT circuit failure. Upon detecting abnormality on VT circuit,
an alarm will comes up with the time delay [VTS.t_DPU] and drop off with the time delay
[VTS.t_DDO] after VT circuit restored to normal. Upon abnormality detection on VT circuit, an
instantaneous alarm will be issued after a time delay of 25ms and drop off without time delay.
VT (secondary circuit) MCB auxiliary contact as a binary input can be connected to the binary input
3 circuit of the device. If MCB is open (i.e. [VTS.MCB_VT] is energized), the device will consider the
VT circuit is in open state and issues an alarm without a time delay. If the auxiliary contact is not
connected to the device, VT circuit supervision will be issued with time delay as mentioned in
previous paragraph.
When VT is not connected into the device, the alarm will be not issued if the setting [Prot.En_VT]
is set as "Disabled". However, the alarm is still issued if the binary input [VTS.MCB_VT] is energized,
no matter that the setting [Prot.En_VT] is set as "Enabled" or "Disabled".
VTS
VTS.Enable VTS.Alm
VTS.Block VTS.InstAlm
VTS.MCB_VT
3.39.4 Logic
Pickup flag
SET U2>[VTS.U2_Set]
SET U1<[VTS.U1_Set]
>=1
SET [VTS.Opt_VT]=Bay &
SIG 52b_PhA
>=1
& &
The device picks up triggered by specific
SIG 52b_PhB >=1 protection functions, the timer of time
SIG 52b_PhC delay will be paused.
SIG Ip>0.04In
[VTS.t_DPU] [VTS.t_DDO] &
3
EN [Prot.En_VT] &
EN [VTS.En]
&
SIG VTS.Enable
SIG VTS.Block
Pickup flag
SET U2>[VTS.U2_Set]
SET U1<[VTS.U1_Set]
>=1
SET [VTS.Opt_VT]=Bay &
SIG 52b_PhA
>=1
& &
The device picks up triggered by specific
SIG 52b_PhB >=1 protection functions, the timer of time
SIG 52b_PhC delay will be paused.
25ms 0 &
SIG Ip>0.04In
EN [Prot.En_VT] &
EN [VTS.En]
&
SIG VTS.Enable
SIG VTS.Block
Where:
Specific protection functions include phase overcurrent protection, earth fault protection, current
differential protection, fault detector, distance protection and breaker failure protection.
If there is already a VTS alarm before the device is triggered to pick up by specific protection
functions, VTS will continue to block distance protection, that is VTS will be latched when the device
picks up. If the device is triggered to pick up by specific protection functions, and VT circuit failure
signal have been detected, then the VT circuit failure signal will be maintained (i.e., the timer of
time delay will be paused.), only when the device′s pickup state drops off, VT circuit supervision
will return to normal operation.
3.39.5 Settings
Table 3.39-3 Settings of VT circuit supervision
3 Name Range
Disabled
Step Unit Default Remark
The purpose of the CT circuit supervision is to detect any abnormality on CT secondary circuit.
When CT secondary circuit is abnormal, the current acquired by the device is not accurate, which
will affect protection functions related to the current. Therefore, it is necessary to monitor the CT
abnormal condition. When CT abnormality is detected, the device shall issue an alarm signal and
block the relevant protection functions.
For double circuit breakers mode, the device will provide independent CT
circuit supervision function for CB1 and CB2 respectively. Both CT circuit
supervision functions have the same logic. The difference is that the prefix
“CBx.” is added to all signals for circuit breaker No.x (x=1 or 2).
residual voltage is less than the setting [CBx.CTS.3U0_Set], and any phase current is less than
0.04In, CT circuit failure is considered. The concerned protection functions are blocked and an
alarm is issued with the time delay [CBx.CTS.t_DPU] and drop out with the time delay
[CBx.CTS.t_DDO] after CT circuit is restored to normal condition.
CTS
CBx.CTS.Enable CBx.CTS.On
CBx.CTS.Block CBx.CTS.Blocked
CBx.CTS.Valid
3
CBx.CTS.Alm
3.40.4 Logic
EN [CBx.CTS.En] &
CBx.CTS.On
SIG CBx.CTS.Enable
&
SIG CBx.CTS.Block >=1 CBx.CTS.Blocked
SIG Fail_Device
&
CBx.CTS.Valid
SIG CBx.CTS.Valid
SET 3I0>[CBx.CTS.3I0_Set]
&
& [CBx.CTS.t_DPU] [CBx.CTS.t_DDO] CBx.CTS.Alm
SET 3U0<[CBx.CTS.3U0_Set]
SIG Ia<0.04In
>=1
SIG Ib<0.04In
SIG Ic<0.04In
3.40.5 Settings
3
Table 3.40-3 Settings of CT circuit supervision
The main objective of line protection is fast, selective and reliable operation for faults on a protected
line section. Besides this, information on distance to fault is very important for those involved in
operation and maintenance. Reliable information on the fault location greatly decreases the outage
of the protected lines and increases the total availability of a power system.
For a permanent fault, it is necessary to find out and eliminate the fault point and as soon as
possible so as to reduce the time of power off. Therefore, accurate fault location is very important.
This fault location function cannot be used for the transmission line with series compensation.
Single-end fault location is available in the device. Fault location picks up after the device operates
to trip when there is a fault in the line. If the pickup time is greater than 25ms, fault location is
calculated with a time delay of 10ms after the device operates to trip. If the pickup time is smaller
than 25ms, fault location is calculated with a time delay of 20ms after the device operates to trip.
When the faulty phase detected there is a protection tripping and the calculation of the fault
impedance is initiated. According to the fault impedance to locate the fault point, two calculation
results are provided, which is the length of the fault point distance from the end of the device and
its percentage of the lines length.
For parallel lines, there is a mutual coupling between each phase, and also a mutual coupling
between parallel lines. The coupling strength between parallel lines associated with the
transposition way. For parallel lines with fully transposition, positive-sequence and negative-
sequence mutual coupling is very small, and usually can be ignored. But zero-sequence mutual
coupling has a greater influence on the line, so the measured impedance must consider the effect.
When an earth fault happens to parallel lines in the same tower, the voltage of faulty phase is
determined by both the current of local line and zero-sequence current of the adjacent line.
Therefore, there will be a larger error in the measured phase-to-ground impedance, which will affect
the result of fault location.
3
A Ia B
ZM
k
C Ic D
kZL (1-k)ZL
ZS
ZL
For fault location of parallel lines, mutual coupling compensation is necessary to improve the
precision of fault location. Practically, the mutual coupling between the parallel lines is insignificant
to positive-sequence loop and negative-sequence loop and thus the mutual coupling compensation
is only for zero-sequence loop.
With the aid of sequence network, the principle of mutual coupling compensation is as below. The
equivalent sequence network for an earth fault on parallel lines with single source is shown as
Figure 3.41-2, which indicates parallel lines with an earth fault at location k on line CD.
Ia1 ZL1
ZS1
kZL1 (1-k)ZL1
Ic1
Ia2 ZL2
ZS2
kZL2 (1-k)ZL2
Ic2
Ia0 ZL0
ZS0
Z0M
kZL0 (1-k)ZL0
Ic0
Where:
The device at location C without mutual coupling compensation will have voltage U RC and current
IRC measured as shown in the expression.
𝑍𝐿0 𝑍0𝑀
𝑈𝑅𝐶 = 𝑘 × 𝑍𝐿1 × [𝐼𝑐1 + 𝐼𝑐2 + ( ) × 𝐼𝑐0 + ( ) × 𝐼𝑎0 ]
𝑍𝐿1 𝑍𝐿1
𝑍𝐿0 𝑍𝐿0
𝐼𝑅𝐶 = 𝐼𝑐1 + 𝐼𝑐2 + 𝐼𝑐0 + ( − 1) × 𝐼𝑐0 = 𝐼𝑐1 + 𝐼𝑐2 + ( ) × 𝐼𝑐0
𝑍𝐿1 𝑍𝐿1
𝑍0𝑀 𝐼𝑎0
𝑍𝑅𝐶 = 𝑍𝐿1 × [1 + ]
𝑍𝐿1 × 𝐼𝑐1 + 𝑍𝐿1 × 𝐼𝑐2 + 𝑍𝐿0× 𝐼𝑐0
𝑍0𝑀 𝐼𝑎0
𝑍𝑅𝐶 = 𝐾 × 𝑍𝐿1 × [1 + × ]
2𝑍𝐿1 + 𝑍𝐿0 𝐼𝑐0
𝑍𝐿0 𝑍0𝑀
𝑈𝑅𝐶 𝑘 × 𝑍𝐿1 × [𝐼𝑐1 + 𝐼𝑐2 + (𝑍𝐿1 ) × 𝐼𝑐0 + ( 𝑍𝐿1 ) × 𝐼𝑎0 ]
𝑍𝑅𝐶 = =
𝐼𝑅𝐶 𝑍 𝑍
𝐼𝑐1 + 𝐼𝑐2 + (𝑍𝐿0 ) × 𝐼𝑐0 + ( 𝑍𝑀0 ) × 𝐼𝑎0
𝐿1 𝐿1
The residual current from the parallel line should be added to the device when considering mutual
coupling compensation for parallel lines.
The device adopts single-end fault location, which only uses the measured value of the voltage and
the current at one end. The error is mainly from the effect of fault resistance of fault point and infeed
current from power source of the opposite end.
As shown in Figure 3.41-3, when a short-circuit fault with fault resistance occurs, additional voltage
will be generated in the fault resistance by infeed current from power source of the opposite end,
which will have a great impact on the measurement result. Generally, the larger the fault resistance
is, the larger the impact will be.
UM UN
EM ZM ZF ZL-ZF ZN EN
IM IN
Bus M Bus N
IF RF
3
Figure 3.41-3 Equivalent circuit of single-phase fault with fault resistance
Where:
𝑅𝐹 is fault resistance.
𝑈̇𝑀 = (𝐼𝑀
̇ + 𝐾0 × 3𝐼0̇ ) × 𝑍𝐹 + 𝐼𝐹̇ × 𝑅𝐹
3𝐼0̇
𝐼𝐹̇ =
𝐶𝑀0
𝑍𝑁0 + 𝑍𝐿0 − 𝑍𝐹0 Equation 3.41-1
𝐶𝑀0 =
𝑍𝑀0 + 𝑍𝑁0 + 𝑍𝐿0
𝑍𝐹0 − 𝑍𝐹1
𝐾0 =
3𝑍𝐹1
𝑈̇𝑀 , 𝐼𝑀
̇ and 𝐼0̇ can be measured. Because the parameters of zero-sequence impedance circuit
between the system at both sides are generally similar. 𝐶𝑀0 can be approximately thought as real
3𝐼0̇
𝑈̇𝑀 = (𝐼𝑀
̇ + 𝐾0 × 3𝐼0̇ ) × 𝑍𝐹1 + × 𝑅𝐹 Equation 3.41-2
𝐶𝑀0
3|𝐼0 |2
𝐼0′ × 𝑈̇𝑀 = (𝐼𝑀
̇ + 𝐾0 × 3𝐼0̇ ) × 𝐼0′ × 𝑍𝐹1 + × 𝑅𝐹 Equation 3.41-3
𝐶𝑀0
The distance from the location of the device to the fault point (i.e., Fault Location) is:
𝐼𝑚[𝑍𝐹1 ]
𝐹𝑎𝑢𝑙𝑡 𝐿𝑜𝑐𝑎𝑡𝑖𝑜𝑛 = × 𝐿𝑖𝑛𝑒 𝐿𝑒𝑛𝑔𝑡ℎ (𝑘𝑚)
𝑋1𝐿
𝐹𝑎𝑢𝑙𝑡 𝐿𝑜𝑐𝑎𝑡𝑖𝑜𝑛
𝐹𝑎𝑢𝑙𝑡 𝐿𝑜𝑐𝑎𝑡𝑖𝑜𝑛 (𝑃𝑒𝑟𝑐𝑒𝑛𝑡) = × 100%
𝐿𝑖𝑛𝑒 𝐿𝑒𝑛𝑔𝑡ℎ
Where:
𝑍𝐹1 is the measured impedance from the location of the device to the fault point.
FL
FPS_Fault Fault_Location
FD.Pkp Fault_Phase
PhSA Fault_PhaseA_Volt
PhSB Fault_PhaseB_Volt
PhSC Fault_PhaseC_Volt
Trp Fault_PhaseA_Curr
Fault_PhaseB_Curr
Fault_PhaseC_Curr
Fault_Resid_Volt
Fault_Resid_Curr
3.41.4 Settings
Table 3.41-3 Settings of fault location
4 Control Functions
Table of Contents
List of Figures
Figure 4.2-1 Relationship between reference and synchronous voltages ......................... 4-11
Figure 4.3-3 Voltage connection for one-and-half circuit breakers ..................................... 4-24
Figure 4.3-4 Voltage selection for double busbars (Three-phases voltages of busbars) . 4-26
Figure 4.3-5 Voltage selection for double busbars (Single-phase voltage of busbars) .... 4-27
4
Figure 4.3-6 Voltage selection for one-and-half circuit breakers (bus CB)......................... 4-27
Figure 4.3-7 Voltage selection for one-and-half circuit breakers (tie CB) ........................... 4-28
List of Tables
Table 4.2-1 Input signals of manual closing synchronism check ........................................ 4-13
Table 4.2-2 Output signals of manual closing synchronism check ..................................... 4-14
The switchgear control function is mainly used to realize operation of primary equipment such as
circuit breaker (CB), disconnect switch (DS) and earthing switch (ES). This function can be divided
into remote control and local control according to the control source location. A remote control
mainly refers to remote control commands from substation automation system (SAS) or network
control center (NCC). However, a control triggered manually from the device LCD, by a terminal
contact or by a panel handle is a local control. The switchgear control function is closely related to
interlocking, double point status (DPS), remote/local control mode switching and trip counter.
A control command can realize various control signals such as the CB/DS/ES opening/closing. In
order to ensure the reliability of the control output, a locking circuit is added to each control object.
The operation is strictly in accordance with the selection, check and execution steps, to ensure that 4
the control operation can be safely and reliably implemented. In addition, the device has a hardware
self-checking and blocking function to prevent hardware damage from maloperation output. When
the device is in the remote control mode, the control command may be sent via communication
protocol. When it is in the local control mode, the local operation may be performed on the device
LCD or panel handle. A complete control process is:
3. If the selection is successful, the protocol module sends an execution command, otherwise it
sends a cancel command;
When the device is in the maintenance status, it can still respond to local control commands. The
switchgear control function can cooperate with functions such as synchronism check and
interlocking criteria calculation to complete the output of the corresponding operation command. It
can realize the normal control output in one bay and the interlocking and programmable logic
configuration between bays. This device supports the following functional control module:
Module Description
CSWI Control of circuit breaker (CB), disconnector switch (DS) or earthing switch (ES)
RMTLOC Remote or local control mode
XCBR Synthesis of CB position, three-phase or phase separated
XSWI Synthesis of DS/ES position
SXCBR/SCSWI Trip counter of CB/DS/ES
RSYN Synchronism check for CB closing
CILO Interlocking logic for CB/DS/ES control
MCSWI Manual control of CB/DS/ES
Module Description
CHKPOS Position verification for switchgear control
The initiation of a control command may be sent to the device by the SCADA or the NCC through
communication protocol. It may also be the LCD operation of the device or the manual triggering
through configured signal. The command is sent by the CPU to the control module for processing,
and a control record is made on the CPU module according to the control result.
Since the source of a control command may be SAS or NCC, or may be triggered by the device
LCD or terminal contact, it is necessary to provide a remote/local control mode switch function. The
remote/local control mode switch function determines whether the device is in the remote or the
local control permission state through the configuration of terminal contact, function key, or binary
signal. Each control object provides a remote/local input, and the control module determines the
4 current control authority to be remote or local according to the input value. By default, if the input
is not configured, any control operation is blocked.
A double point status (DPS), which usually indicates switchgear status, can be derived from 2
ordinary binary inputs. The signification of a DPS is shown in the following table. For switchgear
status, only the 2 statuses "01" and "10" indicating respectively the positions opening and closing
are valid. The other 2 statuses "00" and "11", i.e. intermediate or bad status, will cause the alarm
"xx.DPS.Alm".
The unit also supports the DPS synthesis through switchgear opening and closing positions after
jittering processing. The synthetic DPS contains original SOE timestamp. The CB control function
supports phase-segregated position inputs and can synthesize these inputs into general position.
In accordance with the control object, the DPS synthesis function is divided into 2 modules: XCBR
and XSWI. The XCBR is mainly used for CB position synthesis, including phase-segregated
positions, while the XSWI is used DS or ES position synthesis. For the convenient use in user-
defined logic programming, this functional module derives four single-bit outputs to indicate each
DPS state. The relationship between DPS state and indication signals is:
The trip counter function takes the DPS of switchgear position as input count the trip times. For CB,
this device supports phase-segregated and general trip counter. The trip counter function is
triggered by DPS change. The counting result is stored in non-volatile memory for power-off holding.
Use the clear command from the menu in local LCD or customized binary signal to reset trip counter.
4
4.1.1.4 Interlocking
The interlocking function will influence the control operation output. When the function is enabled,
the device determines whether the control operation is permitted based on the interlocking logic
result. Each control object is equipped with an independent interlocking logic which supports
unlocking operation through a binary signal. The interlocking function is very important for the
control operation of switchgears. During the operation of primary equipment, the positions of the
relevant equipment must be correct for operation permission. For remote control, i.e. command
from SAS or NCC, this device could judge the interlocking logic depending on the message within
the command; for local control through device LCD or terminal contact, please use the
corresponding logic setting to enable/disable the interlocking function. The signal
"Sig_CILOChk_Failed" is generated when the control operation interlocking check of any control
object fails, and the signal lasts for 2s before automatically dropping off.
The switchgear control function supports manual control function that can be configured with a
terminal contact or binary signal to trigger the control operation. The manual control function
supports the control input configuration of selection and open/close. When the control object
selection input is configured, the signal "1" indicates that the current control object has to be
selected before a control operation; if the control object selection input is not configured, the control
command can be directly issued without judgment of selection.
For applications such as signal reset and function enable/disable, the control mode is generally
direct control, i.e. execution without selection before, direct control with normal security in IEC
61850. The direct control function provides remote/local switch and interlocking configurations. The
control command is usually issued directly by the SAS. It also supports the command triggered by
binary signal.
The position verification function is provided during switchgear control process. In a control function
block of circuit breaker, disconnector or earthing switch, if the input "xx.in_En_ChkPos" is set as
"1", the CB/DS/ES position shall be verified when receiving a remote or local control command.
The verification logic complies with IEC 61850 standard is:
⚫ The device shall respond control command failed with the cause of failure when its DPS is INT,
BAD or opposite (i.e. OPEN while opening or CLOSE while closing).
4
CSWI: XCBR
in_Remote
in_Local
in_NO_DPS
in_NC_DPS
in_NO_DPS_A
in_NC_DPS_A
in_NO_DPS_B
in_NC_DPS_B
CSWI: XSWI
in_NO_DPS_C
in_NC_DPS_C in_Remote
in_N_Trp in_Local
in_N_Trp_A in_NO_DPS
in_N_Trp_B in_NC_DPS
in_N_Trp_C in_N_Trp
The prefix "xx" can be CB** (for circuit breaker), DS** (for disconnector
switch) or DirCtrl** for direct control object in the following lists
4.1.4 Logic
EN [CB**.En_CILO_Cls] >=1
SIG CB**.Cls_Enabled
SIG CB** Control Mode = Remote & During this period, if the CB position
changes into open (i.e. CB**.DPS=OFF),
the output of closing execution command
CB** closing cmd. from SCADA/Gateway shall be interrupted.
SIG CB**.25.RSYN_OK
>=1
&
4
SIG CB**.25.SynChk_Enabled
SIG CB**.25.DdChk_Enabled
EN [DS**.En_CILO_Cls] >=1
SIG DS**.Cls_Enabled
EN [xx.En_CILO_Opn] >=1
SIG xx.Opn_Enabled
The prefix xx can be CB** (for circuit breaker) or DS** (for disconnector
SIG xx.DPS_A = ON
&
SIG xx.DPS_B = ON xx.DPS = ON
SIG xx.DPS_C = ON
EN [xx.DPS.En_Alm]
EN [xx.En_CILO_Opn] >=1
EN [xx.En_CILO_Cls]
SIG xx.in_ManCls=1
>=1
SIG xx.in_ManSel =1 &
SIG xx.in_ManCls=1
&
SIG xx.Cls_Enabled =1 xx.Cmd_ManCls
4.1.5 Settings
Table 4.1-4 DPS settings
The purpose of synchronism check is to ensure two systems are synchronous before they are going to
be connected. When two asynchronous systems are connected together, due to phase difference
between the two systems, larger impact will be led to the system during closing. Thus closing operation
is applied with the synchronism check to avoid this situation and maintain the system stability. The
synchronism check includes synchro-check and dead charge check.
For double circuit breakers mode, the device will provide independent
synchro-check function for CB1 and CB2 respectively. Both synchro-check
functions have the same logic. The difference is that the prefix “CBx.” is
added to all settings for circuit breaker No.x (x=1 or 2).
4.2.1.1 Synchro-check
The comparative relationship between the voltage at reference side and the voltage at synchronous
side for synchro-check is as follow. Figure 4.2-1 shows the characteristics of synchro-check
element used for CB closing if both reference and synchronous sides are live. The element
4
operates if the voltage difference, frequency difference, slip frequency difference and phase angle
difference are all within their setting ranges.
U_Ref
U_Syn
The device supports two groups of frequency difference setting, voltage difference setting and
phase difference setting. When the "RSYN U/f/phi_Diff setting selection" is set as "Enabled" in
the path: Device Node→Global Config→System Config by PCS-Studio,.the user can select one
group of settings through the configuration signal "in_Set_Sel" to participate in logic judgment by
PCS-Studio. When "in_Set_Sel"=0, the first group of settings are used: [U_Diff_Set], [f_Diff_Set]
and [phi_Diff_Set]. When "in_set_Sel"=1, the second group of settings are used: [U_Diff_Set2],
[f_Diff_Set2] and [phi_Diff_Set2].
⚫ The voltage difference between the voltage at reference side and the voltage at synchronous
side is checked by the following equation
[CBx.25.U_UV]≤CBx.U_Ref≤[CBx.25.U_OV]
[CBx.25.U_UV]≤CBx.U_Syn≤[CBx.25.U_OV]
|CBx.U_Ref-CBx.U_Syn|≤[CBx.25.U_Diff_Set]
⚫ The frequency difference between the voltage at reference side and the voltage at
synchronous side is checked by the following equation
[CBx.25.f_UF]≤f(CBx.U_Ref)≤[CBx.25.f_OF]
[CBx.25.f_UF]≤f(CBx.U_Syn)≤[CBx.25.f_OF]
|f(CBx.U_Ref)-f(CBx.U_Syn)|≤[CBx.25.f_Diff_Set]
⚫ The rate-of-change of frequency difference between the voltage at reference side and the
voltage at synchronous side is checked by the following equation
d|f(CBx.U_Syn)-f(CBx.U_Ref)|/dt≤[CBx.25.df/dt_Set]
⚫ The phase difference between the voltage at reference side and the voltage at synchronous
side is checked by the following equation
∆δ≤[CBx.25.phi_Diff_Set]
4
4.2.1.2 Dead Check
The device compares the voltages between the reference side and the synchronous side with the
settings [CBx.25.U_LvChk] and [CBx.25.U_DdChk]. When the voltage is higher than
[CBx.25.U_LvChk], the corresponding side is regarded as live. When the voltage is lower than
[CBx.25.U_DdChk], the corresponding side is regarded as dead.
According to different application scenarios, the different voltage input channel needs to be
configured. For both the reference side and the synchronous side, the voltage input channel may
be single phase or three phases. In the meantime, the voltage selection logic can be adopted for
the synchronism check input channel, please refer to Section 4.3.
RSYN
in_en
in_blk
in_Ch_Ua_Ref
in_Ch_Ub_Ref
in_Ch_Uc_Ref
in_Ch_Ua_Syn
in_Ch_Ub_Syn
in_Ch_Uc_Syn
in_Blk_RSYN 4
in_Blk_DdChk
in_Blk_LvChk
in_Blk_SynChk
in_Bypass_RSYN
in_En_DdChk
in_En_SynChk
in_Set_Sel
4.2.4 Logic
EN [CBx.25.Opt_ValidMode]=Setting &
>=1
EN [CBx.25.En_SynChk] CBx.25.SynChk_Enabled
EN [CBx.25.Opt_ValidMode]=Config &
SIG CBx.25.in_En_SynChk
EN [CBx.25.Opt_ValidMode]=Setting &
>=1
EN [CBx.25.En_DdChk] CBx.25.DdChk_Enabled
EN [CBx.25.Opt_ValidMode]=Config &
SIG CBx.25.in_En_DdChk
If one of the following conditions is met, the synchro-check for CB closing is enabled.
If one of the following conditions is met, the dead charge check for CB closing is enabled.
If none of synchro-check and dead charge check is enabled, the synchronism check for CB closing
is disabled.
SIG CBx.in_Bypass_RSYN
EN [CBx.25.En_fDiffChk]=Disabled
EN [CBx.25.En_df/dtChk]=Disabled
SET Δδ≤[CBx.25.phi_Diff_Set]
SET U_Syn≥[CBx.25.U_OV]
SET f_Syn≥[CBx.25.f_OF]
SIG CBx.25.SynChk_Ok
>=1
& SynChk Success
SIG CBx.25.SynChk_Enabled
SIG CBx.in_Bypass_RSYN
SIG CBx.in_Blk_RSYN
SET [CBx.25.Opt_Mode_DdChk]
SIG CBx.25.DdChk_Ok
>=1
& DdChk Success
SIG CBx.25.DdChk_Enabled
4.2.5 Settings
Table 4.2-3 Settings of synchronism check
⚫ CBx.25.Opt_Mode_DdChk
SynDdRefDd Dead check for both the reference and the synchronization sides
SynLvRefDd Live check for synchronization side and dead check for reference side
SynDdRefLv Dead check for synchronization side and live check for reference side
Live check for synchronization side and dead check for reference side, or
SynLvRefDd/SynDdRefLv
dead check for synchronization side and live check for reference side
Dead check for both the reference and the synchronization sides, live check
AnySideDd
for synchronization side and dead check for reference side, or dead check for
The voltage selection function can be used to switch the reference and synchronization voltages
of synchronism check in double busbars and one-and-half circuit breakers, or to switch three-
phases voltage between double busbars used by protection calculations or measurements.
By default, the device adopts the principle of proximity in built-in voltage selection logic. Moreover,
it supports customized selection logic. The default voltage selection logic is automatically disabled
if the customized voltage selection logic is correctly configured.
4 The customized selection result may be derived from any source binary signals, such as binary
inputs, isolators status and programmable logic output signals. If voltage selection logic fails, the
alarm "CBx.Alm_Invalid_Sel" will be issued and the selection output remains unchanged.
⚫ Three-phases voltages from Bus1 VT and Bus2 VT via switching is used for protection
calculations or measurements and meanwhile used as reference side of synchronism check.
Single-phase voltage from line VT is used as synchronizing side of synchronism check.
Bus2
Bus1
DS1 DS2
Ua1
Ub1
Uc1
Ua2
Ub2 CB 52
Uc2
DS1.DPS
DS2.DPS
UL1
Line
⚫ The voltage from Bus 1 VT and Bus 2 VT via switching is used as synchronizing side of
synchronism check. The voltage from Line VT is used as reference side of synchronism check.
Bus2
Bus1
DS1 DS2
UB1
UB2
CB 52
DS1.DPS
4
DS2.DPS
Ua
Ub
Uc
Line
⚫ For bus-side CB, the voltage from Line1 VT, Line2 VT and Bus VT of the other sie via switching
is used as reference side of synchronism check. The voltage from Bus VT of local side is used
as synchronizing side of synchronism check.
⚫ For tie CB, the voltages from Line1 VT & Bus1 VT and Line2 VT & Bus2 VT via switching are
used as synchronizing side and reference side of synchronism check respectively.
Bus1
UB1
Line 1
Bus1_CB.DPS 52 Bus1_CB
Ua
Ub
Uc
DS1
DS1.DPS
4
UL2
DS2
DS2.DPS
Bus2_CB.DPS 52 Bus2_CB
UB2
Bus2
VolSwitch
in_Ch_Ua_Bus1 Ch_Ua_Ref
in_Ch_Ub_Bus1 Ch_Ub_Ref
in_Ch_Uc_Bus1 Ch_Uc_Ref
in_Ch_Ua_Bus2 Ch_Ua_Syn
in_Ch_Ub_Bus2 Ch_Ub_Syn
in_Ch_Uc_Bus2 Ch_Uc_Syn
in_Ch_Ua_Line1
in_Ch_Ub_Line1
in_Ch_Uc_Line1 4
in_Ch_Ua_Line2
in_Ch_Ub_Line2
in_Ch_Uc_Line2
in_Bus1_CB
in_Tie_CB
in_Bus2_CB
in_DS1
in_DS2
4.3.4 Logic
UB1 U_Ref
Three-phase voltage of busbars for reference side
UB2
Figure 4.3-4 Voltage selection for double busbars (Three-phases voltages of busbars)
UB1 U_Syn
Single-phase voltage of busbars for synchronous side
UB2
Figure 4.3-5 Voltage selection for double busbars (Single-phase voltage of busbars)
SIG DS1.DPS=OFF
SIG Tie_CB.DPS=ON
&
UL2_Sel
4
SIG DS2.DPS=ON
SIG DS1.DPS=OFF
&
SIG Tie_CB.DPS=ON UB2_Sel
UL1
UL2 U_Ref
UB2
UB1 U_Syn
Figure 4.3-6 Voltage selection for one-and-half circuit breakers (bus CB)
>=1
& CBx.VoltSel.Alm_Invalid_Sel
4 UL1 Uref
UB1
UL2 Usyn
UB2
Figure 4.3-7 Voltage selection for one-and-half circuit breakers (tie CB)
4.3.5 Settings
Table 4.3-3 Settings of voltage selection
5 Measurement
Table of Contents
List of Tables
When the "Meas" is set as "ON" in the path: Device Node→Global Config
→ Function Group → Additional function by PCS-Studio, the
measurement CT is available for the application scenario that protection CT
is independent with measurement CT.
Single CB application
All angle values are based on the same base phase angle. This base may be the phase angle of
positive-sequence voltage or positive-sequence current and is automatically switched following
with the priority of phase angle. (U1: positive-sequence voltage, I1: positive-sequence current)
1. Ang(U1)
2. Ang(I1)
1. Bus.Ang(U1)
2. CB1.Ang(I1)
3. CB2.Ang(I1)
1. Bus1.Ang(U1)
2. Bus2.Ang(U1)
Single CB application
1 Prot.Ang (Ua-Ub) Phase angle between phase-A voltage and phase-B voltage °
2 Prot.Ang (Ub-Uc) Phase angle between phase-B voltage and phase-C voltage °
3 Prot.Ang (Uc-Ua) Phase angle between phase-C voltage and phase-A voltage °
4 Prot.Ang (Ua-Ia)
Phase angle between phase-A voltage and phase-A current (from
°
5
protection CT)
20 Meas.Ang (Ua-Ub) Phase angle between phase-A voltage and phase-B voltage °
21 Meas.Ang (Ub-Uc) Phase angle between phase-B voltage and phase-C voltage °
22 Meas.Ang (Uc-Ua) Phase angle between phase-C voltage and phase-A voltage °
1 Prot.Ang (Ua-Ub) Phase angle between phase-A voltage and phase-B voltage °
2 Prot.Ang (Ub-Uc) Phase angle between phase-B voltage and phase-C voltage °
3 Prot.Ang (Uc-Ua) Phase angle between phase-C voltage and phase-A voltage °
19 Prot.CB1.Ang (Ia)
Phase angle of phase-A current corresponding to circuit breaker
°
5
No.1
Single CB application
Single CB application
5.1.5 Harmonics
Single CB application
Single CB application
All angle values are based on the same base phase angle. This base may be the phase angle of
positive-sequence voltage or positive-sequence current and is automatically switched following
with the priority of phase angle. (U1: positive-sequence voltage, I1: positive-sequence current)
1. Ang(U1)
2. Ang(I1)
2. CB1.Ang(I1)
3. CB2.Ang(I1)
1. Bus1.Ang(U1)
2. Bus2.Ang(U1)
Single CB application
4 Prot.Ang (Ua-Ub) Phase angle between phase-A voltage and phase-B voltage °
5 Prot.Ang (Ub-Uc) Phase angle between phase-B voltage and phase-C voltage °
6 Prot.Ang (Uc-Ua) Phase angle between phase-C voltage and phase-A voltage °
7 Prot.Ang (Ia-Ib) Phase angle between phase-A current and phase-B current (from °
measurement CT)
23 Meas.Ang (Ua-Ub) Phase angle between phase-A voltage and phase-B voltage °
24 Meas.Ang (Ub-Uc) Phase angle between phase-B voltage and phase-C voltage °
25 Meas.Ang (Uc-Ua) Phase angle between phase-C voltage and phase-A voltage °
7 Prot.Ang (Ua-Ub) Phase angle between phase-A voltage and phase-B voltage °
8 Prot.Ang (Ub-Uc) Phase angle between phase-B voltage and phase-C voltage °
9 Prot.Ang (Uc-Ua) Phase angle between phase-C voltage and phase-A voltage ° 5
Phase angle between phase-A current and phase-B current
10 Prot.CB1.Ang (Ia-Ib) °
corresponding to circuit breaker No.1
19 Prot.CB1.Ang (Ia) Phase angle of phase-A current corresponding to circuit breaker No.1 °
20 Prot.CB1.Ang (Ib) Phase angle of phase-B current corresponding to circuit breaker No.1 °
21 Prot.CB1.Ang (Ic) Phase angle of phase-C current corresponding to circuit breaker No.1 °
22 Prot.CB2.Ang (Ia) Phase angle of phase-A current corresponding to circuit breaker No.2 °
23 Prot.CB2.Ang (Ib) Phase angle of phase-B current corresponding to circuit breaker No.2 °
24 Prot.CB2.Ang (Ic) Phase angle of phase-C current corresponding to circuit breaker No.2 °
Single CB application
Single CB application
5.2.5 Harmonics
Single CB application
8 49P2.Accu_B
The thermal accumulation for stage 2 of thermal overload protection
(Phase B)
% 5
The thermal accumulation for stage 2 of thermal overload protection
9 49P2.Accu_C %
(Phase C)
5 14 CB1.25.DdChk_OK The dead charge check logic of circuit breaker No.1 is satisfied.
36 CB2.25.DdChk_OK The dead charge check logic of circuit breaker No.2 is satisfied.
40
41
CB2.25.phi_Diff_OK
CB2.25.RefDd
Phase difference criteria of circuit breaker No.2 is satisfied.
Deviation of frequency
4 Prot.f_Devn Hz
=f_meas-fn
7 Prot.THD_Ua √∑15 2 %
i=2 Ua Hm_i
THD =
UHm_1
8 Prot.THD_Ub √∑15 2 %
i=2 Ub Hm_i
THD =
UHm_1
9 Prot.THD_Uc √∑15 2 %
i=2 Uc Hm_i
THD =
UHm_1
12 Prot.THD_Ia √∑15 2 %
i=2 Ia Hm_i
THD =
IHm_1
13 Prot.THD_Ib
THD =
√∑15 2
i=2 Ib Hm_i
%
5
IHm_1
14 Prot.THD_Ic √∑15 2 %
i=2 Ic Hm_i
THD =
IHm_1
The integrated Phasor Measurement Unit (PMU) function of synchrophasor measurement receives
raw data from the common A/D module. It is applied to measure synchrophasor of busbar, line or
transformer in substation and power plant, to calculate frequency and active/reactive power, and to
send real-time data to local Phasor Data Concentrators (PDC) in substation or to super PDC of
upper level.
The PMU measures the phasor values of current and voltage. These values get a high precision
time stamp and together with the values of power frequency, power frequency change rate and
optional binary data that are also time stamped are transmitted to a central analysis station. The
standardized transmission protocol IEEEC 37.118 is used to do this. The PMU function adopts
phasor measurement model recommended in C37.118.1-2011 to achieve high measurement
accuracy.
Three-phase
D
voltage sin
This model is the same for both P class and M class algorithms. It assumes fixed frequency
sampling synchronized to an absolute time reference, followed by complex multiplication with the
nominal frequency carrier. The low-pass (LP) filtering can be applied individually to the real and
imaginary outputs of the complex demodulator.
The complete PMU signal processing model is as follows, in which all processing shown are at the
A/D sampling rate. The reporting rate is produced by resampling at the system output.
Va(t)
Single-phase
phasor section
5
Measuring point
Single-phase
Vc(t)
phasor section
Phasor calculation
(positive-sequence/ Sequence component phasors
negative-sequence/ (I1, I2, I0)
zero-sequence)
Rate-of-change of frequency
Time synchronization Deviation of frequency (df/dt)
Decimator
The normal positive sequence is calculated using the symmetrical component transformation. The
system frequency is calculated from the rate of change of phase angle, and the rate-of-change of
frequency (ROCOF) is then calculated.
The calculation equations for the total active and reactive power are as follows.
Multiply symbol * means the voltage phasor multiplies the conjugated current phasor.
PMU
in_ua Ua
in_ub Ub
in_uc Uc
in_ia Ia
in_ib Ib
in_ic Ic
I1
5 I2
I0
df/dt
The description names of the following quantities are their default value. These items are the
combination of two settings, which are determined by the setting [Name_PMUBay] in the submenu
PMUBay Settings and the settings in the submenu PMU Label Settings.
The description names of the following quantities are their default value. These items are the
combination of two settings, which are determined by the setting [Name_PMUBay] in the submenu
PMUBay Settings and the settings in the submenu PMU Label Settings.
1 STN-Bay01-FRQ Frequency Hz
The description names of the following quantities are their default value. These items are
determined by the setting [Name_BI_**] in the submenu PMU BI Settings.
2 … …
2 f System frequency Hz
Bus(U_1P)
U1
Ua Option of base voltage for
xx.Opt_U_MeasFreq 1 U1
Ub frequency measurement
Uc
Enabling/Disabling disturbance
Disabled
xx.En_TrigDFR Enabled fault recording function in case
Enabled
any following over limit situation
xx.Up_UpLmt 0.010~2.000 0.001 Un 1.200 Upper limit of phase voltage
Upper limit of positive
xx.U1_UpLmt 0.010~2.000 0.001 Un 1.200
sequence voltage
Upper limit of negative
xx.U2_UpLmt 0.010~2.000 0.001 Un 0.200
sequence voltage
Upper limit of zero sequence
xx.U0_UpLmt 0.010~2.000 0.001 Un 0.200
voltage
xx.Up_LowLmt 0.010~2.000 0.001 Un 0.900 Lower limit of phase voltage
Lower limit of positive
xx.U1_LowLmt 0.010~2.000 0.001 Un 0.900
sequence voltage
xx.Ip_UpLmt 0.010~2.000 0.001 In 1.200 Upper limit of phase current
Upper limit of positive
xx.I1_UpLmt 0.010~2.000 0.001 In 1.200
sequence current
Upper limit of negative
xx.I2_UpLmt 0.010~2.000 0.001 In 0.200
sequence current
Upper limit of zero sequence
xx.I0_UpLmt 0.010~2.000 0.001 In 0.200
current
Max. 4
Name_Ang_I0 -I0P Label for angle of zero sequence current phasor
characters
Max. 4 Label for angle of positive sequence current
Name_Ang_I1 -I1P
characters phasor
Max. 4 Label for angle of negative sequence current
Name_Ang_I2 -I2P
characters phasor
Max. 4
Name_f -FRQ Label for bay frequency
characters
Max. 4
Name_df/dt -DFT Label for bay rate-of-change of frequency
characters
Max. 4
Name_P -00P Label for bay active power
characters
Max. 4
Name_Q -00Q Label for bay reactive power
characters
The calculated power values can get class 0.5 measuring precision by calibrating AC analog inputs
of current and voltage.
This function is achieved by injecting the rated voltage and rated current with an angle of 45 degree
(voltage leading current) into the device with the help of a high-precision tester. When input the
rated analog values, use the device menu Main Menu→Debugging→Precision Calibration to
adjust the corresponding calibration coefficients and make the device displayed quantities precision
to be more accurate. After the manual calibration procedure, the modified coefficients will be
automatically filled in as the following calibration settings values.
The AC analog inputs have been calibrated at the factory. Besides, this
device supports automatic AC analog inputs calibration when replacing
CPU and ACAI module.
5.7.2 Settings
Table 5.7-1 AC calibration settings
6 Supervision
Table of Contents
List of Figures
Figure 6.6-1 Sequence chart of breaker contact travel time ................................................ 6-10
Figure 6.6-2 Relation example between CB interrupted current and operation times ...... 6-12
Figure 6.6-3 Logic diagram of breaker contact travel time overtime alarm ........................ 6-16
Figure 6.6-4 Logic diagram of breaker remaining life alarm ................................................ 6-16
Figure 6.6-5 Logic diagram of breaker trip counting result out-of-limit alarm ................... 6-16
Figure 6.6-6 Logic diagram of breaker accumulated abrasion out-of-limit alarm.............. 6-17
List of Tables
6.1 Overview
Protection system is in quiescent state under normal conditions, and it is required to respond
promptly for faults occurred on power system. When the device is in energizing process before the
LED “HEALTHY” is on, the device needs to be checked to ensure no abnormality. Therefore, the
automatic supervision function, which checks the health of the protection system when startup and
during normal operation, plays an important role.
The numerical relay based on the microprocessor operations is suitable for implementing this
automatic supervision function of the protection system.
In case a defect is detected during initialization when DC power supply is provided to the device,
the device will be blocked with indication and alarm of relay out of service. It is suggested a trial
recovery of the device by re-energization. Please contact supplier if the device is still failure.
When a failure is detected by the automatic supervision, it is followed by a LCD message, LED
indication and alarm contact outputs. The failure alarm is also recorded in event recording report
and can be printed if required.
All hardware has real-time monitoring functions, such as CPU module monitoring, communication
interface status monitoring, power supply status monitoring. 6
The monitoring function of CPU module also includes processor self-check, memory self-check
and so on. The processor self-check is checked by designing execution instructions and data
operations. Check whether the processor can execute all instructions correctly, and whether it can
correctly calculate complex data operations to determine whether it works normally. For peripherals,
it can monitor the status of the interface module, check the input and output data, send the
communication interface and receive self-loop detection. Memory self-check is used to detect
unexpected memory errors in the running process. It can effectively prevent program logic
abnormality caused by memory errors.
The status monitoring of communication interface also includes Ethernet communication interface
monitoring and differential channel communication interface monitoring. By accessing the status
register of the communication interface, the state of the corresponding interface is obtained, such
as the state of connection, the number of sending frames, the number of frames received, and the
number of wrong frames. According to the statistics of the acquired interface state, it is detected
whether the interface work is abnormal.
The hardware supervision also includes the power supply status monitoring. The voltage monitoring
chip is used by all the power supplies. The reset voltage threshold is pre-set to the reset monitoring
circuit. When the power supply is abnormal, the voltage monitoring chip will output the reset signal
to control CPU to be in the reset state and avoid the wrong operation.
In the process of operation, the safety allowance should always be kept and no overload
phenomenon is allowed. When the user configures logic components with PCS-Studio, the PCS-
Studio automatically calculates the time required for the theoretical execution of the configured
components. When the security limit is exceeded, the PCS-Studio will indicate that the
configuration error is not allowed to download the current configuration to the device.
During the operation of the device, there is a lot of data exchange between modules. The number
of data exchanges is related to the number of logical components configured by the user. When
the configuration is too large to cause the number of data exchange to exceed the upper limit
supported by the device, the PCS-Studio prompts the configuration error.
The initialization of the device depends on the configuration files of each module. The user
configured logical components will eventually be embodied in the configuration file, limited to the
hardware memory space. When the configuration file size is more than the upper limit, the PCS-
Studio prompts the configuration error.
The DDR3 memory chip has the function of ECC (Error Checking and Correcting) to eliminate
unexpected changes in memory caused by electromagnetic interference. The chip memory has
parity function. When an error occurs, the system can detect anomalies immediately, and eliminate
the logic abnormity caused by memory errors.
In addition to the above hardware memory reliability measures, the device software is also
constantly checking the memory during operation, including code, constant data, and so on. Once
the error detection, the system will automatically restart the restore operation. If they detect the
error immediately after the restart, it may be the result of a permanent fault locking device hardware,
only at the moment and not restart.
The reliability of the device is largely determined by the reliability of the export drive. By reading
the driving state of the binary output relay, the alarm signal will be generated and the device is
immediately blocked to prevent the relay from maloperation when the device is not given a tripping
order and the binary output relay driver is detected in the effective state.
The CPU chip needs to be able to ensure long-term stability under the permissible working
temperature of the specification. Therefore, it is necessary to monitor the working temperature
monitored by CPU.
The SFP optical module is used for data communication by optical fiber. The module has the
function of sending and receiving light intensity. When the transmitted or received light exceeds the
normal threshold, the alarm signal is sent to the user to check the optical fiber loop and the SFP
module hardware after the delay is confirmed.
The device is blocked when the actual hardware configuration is not consistent with the hardware
configuration file. Compared with pre-configured modules, this device will be blocked if more
module is inserted, fewer module is inserted, and wrong modules is inserted.
1. Each hardware module configuration check code needs to be consistent with CPU module.
The device CPU module stores the configuration check codes of other modules. In initialization
procedure, it checks whether the configuration check code of each module is consistent with the
stored code in CPU module, and if it is not consistent, this device is blocked.
2. The hardware modules and process interface versions need to be consistent with the CPU
module.
If the system is incompatible with the upgrade, it will upgrade the internal interface version. At this 6
moment, each hardware module and process will be upgraded synchronously, otherwise the
version of the interface will be inconsistent.
The configuration text formed by the device calibration visualization project includes checking
whether the check code is wrong or not.
4. Whether any setting is over the range, whether it needs to confirm the settings.
If the setting exceeds the configuration range, the device is blocked; if some settings are added, it
is necessary to confirm the new values through the LCD.
In the operation procedure, the CPU module sends a time synchronization command to other
module, each module repeats heartbeat message to the CPU module, if it does not respond or the
heartbeat is abnormal, then this device is blocked.
2. Check whether the settings of other modules are consistent with the CPU module.
The actual values of all the settings in the CPU module are initialized to send to the corresponding
slave modules. In the process of operation, the setting values stored in the CPU module and the
setting values of other modules will be checked one by one. If they are not consistent, this device
The sampling circuit of this device is designed as dual-design scheme. Each analogue sampling
channel is sampled by two groups of ADC. The sampling data is self checking and inter checking
in real time. If any sampling circuit is abnormal, the device reports the alarm signal "Alm_Sample",
and the protection function related to the sampling channel is disabled at the same time. When the
sampling circuit returns to normal state, the related protection is not blocked after 10s.
The secondary circuit supervision function includes current transformer supervision (CTS), voltage
transformer supervision (VTS), power supply supervision of binary inputs and tripping/closing
circuit supervision.
The purpose of the CTS is to detect whether the current transformer circuit is failed. In some cases,
if the CT is failed (broken-conductor, short-circuit), related protective element should be blocked for
preventing this device from mal-operation.
6 See further details about the CTS, please refer Section 3.40.
The purpose of the VTS is to detect whether the VT analogue input is normal. Because some
function, such as synchronism check, will be influenced by a voltage input failure.
The VT circuit failure can be caused by many reasons, such as fuse blown due to short-circuit fault,
poor contact of VT circuit, VT maintenance and so on. The device can detect the failure, and then
issue an alarm signal and block relevant function.
See further details about the VTS, please refer Section 3.39.
The well-designed debounce technique is adopted in this device, and the state change of binary
input within “Debounce time” will be ignored. As shown in Figure 6.5-1.
All binary inputs should setup necessary debounce time to prevent the device from undesired
operation due to transient interference or mixed connection of AC system and DC system. When
the duration of binary input is less than the debounce time, the state of the binary input will be
ignored. When the duration of binary input is greater than the debounce time, the state of the binary
input will be validated and wrote into SOE.
Binary input
state
In order to meet flexible configurable requirement for different project field, all binary inputs provided
by the device are configurable. Through the configuration tool, this device provides two parameters
to setup debounce time of delayed pickup and dropout based on specific binary signal.
1. Type 1
This type of binary inputs includes enable/disable of protection functions, AR mode selection,
"BI_RstTarg", "BI_Maintenance", disconnector position, settings group switch, open and close
command of circuit breaker and disconnector, enable/disable of auxiliary functions (for
example, manually trigger recording). They are on the premise of reliability, and the debounce
time of delayed pickup and delayed dropout is recommended to set as 100ms at least.
2. Type 2
This type of binary inputs includes initiating breaker failure protection (CBx.50BF.ExTrpA,
CBx.50BF.ExTrpB, CBx.50BF.ExTrpC, CBx.50BF.ExTrp3P, CBx.50BF.ExTrp_WOI), line
disconnector position (87STB.89b_DS, 87STB.89b_DS_Rmt), initiating dead zone protection
(CBx.50DZ.Init), initiating transfer trip (TT.Init_3P, TT.Init_A, TT.Init_B, TT.Init_C), and so on.
Debounce time
6 The debounce time of delayed pickup and delayed dropout is recommended to set as
15ms, in order to prevent binary signals from maloperation due to mixed connection of AC
system and DC system.
The debounce time of delayed pickup and delayed dropout is recommended to set as (-
t1+ t2+Time delay)≥15ms, in order to prevent binary signals from maloperation due to
mixed connection of AC system and DC system. Where, "t1" is the debounce time of
delayed pickup, and “t2” is the debounce time of delayed dropout.
3. Type 3
This type of binary inputs is usually used as auxiliary input condition, and the debounce time
of delayed pickup and delayed dropout is recommended to set as 5ms.
When users have their own reasonable setting principles, they can set the
debounce time related settings according to their own setting principles.
This device can handle repetitive signal or so-called jitter via binary input module with the following
settings:
For a binary input voltage variation, if the jitter processing function is enabled, its handling principle
is:
1. During the T,
⚫ If the actual jitter times < N, the block will not be initiated and the status change of this
binary input will be considered.
⚫ If the actual jitter times ≥ N, the T' is initiated, and the status change of binary input will be
ignored during the T'.
⚫ If the actual jitter times < N', the block window will expire. The final status of this binary
input will be compared to the original one before T', so as to determine whether there is a 6
change or not.
⚫ If the actual jitter times ≥ N', the T' will be initiated again immediately (i.e. restart the timer),
and the status change of binary input will be ignored during the next T'.
1. T = t2 - t1
⚫ n=6<N
⚫ No blocking, Signal2 stays at 0 and Signal3 is tracing the voltage variation to create SOE.
2. T = t4 - t3, at t5'
⚫ n=7=N
⚫ Jitter blocking, no more SOE, Signal2 changes its status to 1 and Signal3 stops the
tracing.
⚫ At t7', n = 5 =N', the processing prolongs the blocking immediately due to jitter
⚫ Jitter blocking continues, no SOE, Signal2 stays at 1 and Signal3 keeps its status.
⚫ At t9', n = 5 =N', the processing prolongs the blocking immediately due to jitter.
⚫ Jitter blocking continues, no SOE, Signal2 stays at 1 and Signal3 keeps its status.
⚫ n = 2 < N'
⚫ At t10', jitter unblocking, Signal2 changes its status to 0, the blocking window expires and
Signal3 restart to trace the voltage varation immediately. At this point, no debounce time
takes effect and SOE can be created since then.
Signal1
debounce time
(falling edge)
6
initiate jitter block (n = N) Signal2
debounce time
(rising edge)
1 2 3 4 5 6
Signal3
n=6<N=7
prolong blocking window (n = N' ) T'
T'
T'
t'
t5' t7' t6' t9' t8' t10'
In order to realize protection functions of primary equipment body or thermal overlaod protection,
signals may be transmitted to the binary input terminal of the device through a long cable, which
directly triggers the protection operating without any auxiliuary criterion.
Because of the long cable and the large coupling capacitance, it is easy to be interfered by external
signals, to cause undesired operation. The device provides two kinds of BI modules, NR6604 and
NR6611, which support the high-power conducting mode of binary inputs through the setting
[En_BICheckInstP] to fulfill mechanical binary input.
⚫ When voltage is greater than 95% of the settable ON value of binary input, the high-power
conducting mode is triggered. Under the compensation of a relatively large current, the
instantaneous active power immediately rises to the threshold.
⚫ This pulsed current will remain constant for the next 10ms. During which time, as the voltage
rises, the power will also rise.
⚫ If the voltage drops below 95% of the settable ON value of binary input, the device turns off
the high-power conducting mode.
⚫ However, if the voltage rises and exceeds the 95% threshold again, the high-power conducting
mode will restart.
20ms 20ms
UPickup
0.95UPickup
Interference Signal Valid Signal UDropout
U (In)
6
Pulsed constant current Pulsed constant current
I (Load)
BI (Out)
BI debounce time BI debounce time
(rising edge, >10ms) (falling edge, >10ms)
Time
Only the binary inputs whose rated voltage is 110Vdc, 125Vdc, 220Vdc or
250Vdc (@50Hz), is capable to apply the high-power conducting mode.
This function is used to monitor circuit breaker states and parameters, and to calculate the breaker
abrasion and estimate its remaining life. The breaker requires maintenance or even replacement
when the monitored parameters reach their limit threshold.
To ensure a propre operation of the circuit breaker, it is essential to monitor the circuit breaker key
parameters, including contact travel time, interrupted current, trip counter, remaining life,
accumulated abrasion, etc. This monitoring function is disabled by default and could be enabled
via the path: Device Setup→Global Config→Function Group through the PCS-Studio
configuration tool. It is independent for up to 3 breakers in certain applications scenarios, such as
transformer sides, and is suitable for both phase-segregated and three-phase circuit breakers.
As the wear on the circuit breaker mainly depends on the current amplitude and duration of the
actual switching action, determination of the start and end criteria is important. The following
describes the timing method to a switching operation.
The breaker contact travel time is the period between the state change of auxiliary contacts. The
time difference between auxiliary contact operation and the actual physical opening of the breaker
mechanism contact should be considered. The following figure shows the time difference of
auxiliary contacts in opening and closing procedures.
Auxiliary Contact 1
6
(NO)
Auxiliary Contact
0
(NC)
IED BI_52a 1
IED BI_52b 0
t1 topen t2 t3 tclose t4
t1 + t 2 = t_Opn_Comp t3 + t 4 = t_Cls_Comp
t_Opn_Comp + t open = t OpenTravelTime t_Cls_Comp + t close = t CloseTravelTime
The calculated contact travel time is stored in non-volatile memory. Even if the device is powered
off after a CB switching operation, the contact travel time is memorized. User may configure the
two input terminals "in_t_Opn_rst" and "in_t_Cls_rst" to reset the contact travel time to zero.
Besides, 2 stages of overtime alarm are provided for both CB opening and closing operations
contact travel time. When the contact travel time is longer than the alarm or the warning setting,
the corresponding alarm signal shall be issued.
The remaining life estimation and accumulated abrasion calculation of a circuit breaker are based
on the sampled value of phase current during the breaking time, which is called as interrupted
current.
From the moment that CB opening command is received to the moment that DPS has changed
into DPS_OFF, the device continuously samples the phase-segregated current flowing through the
CB to calculate the tripping current during the opening procedure. The maximum value of the three-
phase tripping current is taken as the interrupted current and will be further used for CB remaining
life estimation and accumulated abrasion calculation.
The sampled interrupted current is stored in non-volatile memory. Even if the device is powered off
after a CB opening operation, the current value is memorized. User may configure the input terminal
"in_I_Interrupted_rst" to reset the current value to zero.
The remaining life indicates the circuit breaker wear and tear condition. Each time the breaker
operates, its service life reduces due to abrasion.
6
The CB remaining life estimation depends on the maintenance curve, which is illustrated on the
double-logarithmic diagram provided by the apparatus manufacturer. The remaining life decreases
once the circuit breaker is opened. As shown in the following example, for different interrupted
current values which are higher or lower than the rated tripping current, the CB remaining life
decreases correspondingly along the curve.
The following example figure shows that there are 10000 possible operations at 2.5kA (rated
tripping current), 800 operations at 10kA or 60 operations at 50kA (rated fault current). Therefore,
if the interrupted current is 10kA, one operation is equivalent to 10000/800=12 operations at the
rated current. It is assumed that prior to tripping, the initial remaining life of a breaker is 10000
operations.
100000
P1
10000
Number of CB operations
1000
100
P2
6
10
0.1 1 10 100
Interrupted Current (kA)
Figure 6.6-2 Relation example between CB interrupted current and operation times
The remaining life estimation for three different interrupted current conditions are:
⚫ The interrupted current (2kA) is not higher than the rated tripping current (2.5kA, P1)
The CB remaining life decreases by 1 operation to be 9999 operations at the rated tripping
current.
⚫ The interrupted current (10kA) is larger than the rated tripping current (2.5kA, P1) but smaller
than the rated fault current (50kA, P2)
One operation at 10kA is equivalent to 10000/800=12 operations at the rated tripping current.
The CB remaining life would be (10000-12)=9988 operations after one operation at 10kA.
⚫ The interrupted current (50kA) is not smaller than the rated fault current (50kA)
One operation at 50kA is equivalent to 10000/60=166 operations at the rated tripping current.
The CB remaining life would be (10000-166)=9834 operations after one operation at 50kA.
Users can set the rated current and fault current with the corresponding operations times of the
circuit breaker, and by using the multi-segment polyline approximation method, set the interrupted
current and operation times relation in this interval according to the CB maintenance curve. Up to
16 groups of interrupted current-operation times can be set.
The breaker remaining life is stored in non-volatile memory. Even if the device is powered off after
a CB opening operation, the left operation time is memorized. User may configure the input terminal
"in_RemainLife_rst" to reset the remaining life to its initial value which is defined by the setting
[CBx.SCBR.RemainLife_Init]. Besides, when the CB remaining life drops below the limit setting
[CBx.SCBR.Th_Alm_RemainLife], the alarm signal "CBx.SCBR.Alm_RemainLife" shall be issued.
This counter counts the number of open operations based on DPS of the circuit breaker auxiliary
contacts.
When the circuit breaker is in the closed position and the opening command is received, the trip
counter is initiated. Once the DPS changes from DPS_ON to DPS_OFF, the trip counting result
increases. For a phase-segregated circuit breaker, if the position of any phase changes from close
to open, the trip counting result shall increase.
The trip counting result is stored in non-volatile memory. Even if the device is powered off after a
CB opening operation, the trip times is memorized. User may configure the input terminal
"in_N_Opn_rst" to reset the trip counter to its initial value which is defined by the setting
[CBx.SCBR.N_Opn_Init]. Besides, 2 stages of operation times alarm are provided. When the trip
counting result exceeds the limit alarm or warning setting, the corresponding alarm signal shall be 6
issued.
The accumulated energy is calculated by exponent value of the interrupted current during breaker
contact opening travel time, which has been detailed in Section 6.6.2 Breaker Contact Travel Time.
The exponent factor could be set by the setting [CBx.SCBR.CurrExponent] and the initial abrasion
may be above zero by the setting [CBx.SCBR.Abr_Init].
The accumulated abrasion is stored in non-volatile memory. Even if the device is powered off after
a CB opening operation, the accumulated abrasion is memorized. User may configure the input
terminal "in_Abr_rst" to reset the abrasion to its initial value which is defined by the setting
[CBx.SCBR.Abr_Init]. Besides, 2 stages of accumulated abrasion alarm are provided. The abrasion
will stop to accumulate if the device is in maintenance state. When the accumulated abrasion
exceeds the limit alarm or warning setting, the corresponding alarm signal shall be issued.
SCBR
in_Ia
in_Ib
in_Ic
in_I_Interrupted_rst
in_N_Opn_rst
in_t_Opn_rst
in_t_Cls_rst
in_RemainLife_rst
in_AccuAbrasion_rst
in_open
in_close
in_opn_pos
in_cls_pos
6 in_opn_pos_a
in_opn_pos_b
in_opn_pos_c
in_cls_pos_a
in_cls_pos_b
in_cls_pos_c
10
9 CBx.SCBR.t_Opn
CBx.SCBR.t_Opn_A
Calculated contact travel time during CB opening operation
Calculated contact travel time during CB opening operation (phase-A)
6
11 CBx.SCBR.t_Opn_B Calculated contact travel time during CB opening operation (phase-B)
12 CBx.SCBR.t_Opn_C Calculated contact travel time during CB opening operation (phase-C)
13 CBx.SCBR.t_Cls Calculated contact travel time during CB closing operation
14 CBx.SCBR.t_Cls_A Calculated contact travel time during CB closing operation (phase-A)
15 CBx.SCBR.t_Cls_B Calculated contact travel time during CB closing operation (phase-B)
16 CBx.SCBR.t_Cls_C Calculated contact travel time during CB closing operation (phase-C)
17 CBx.SCBR.RemainLife Estimated remaining life of CB
18 CBx.SCBR.RemainLife_A Estimated remaining life of CB (phase-A)
19 CBx.SCBR.RemainLife_B Estimated remaining life of CB (phase-B)
20 CBx.SCBR.RemainLife_C Estimated remaining life of CB (phase-C)
21 CBx.SCBR.Abr Calculated accumulated abrasion of CB
22 CBx.SCBR.Abr_A Calculated accumulated abrasion of CB (phase-A)
23 CBx.SCBR.Abr_B Calculated accumulated abrasion of CB (phase-B)
24 CBx.SCBR.Abr_C Calculated accumulated abrasion of CB (phase-C)
Alarm signal indicates that the counting result of CB's tripp counter is out
25 CBx.SCBR.Alm_N_Opn
of limit
Warning signal indicates that the counting result of CB's tripp counter is
26 CBx.SCBR.Wrn_N_Opn
out of limit
Alarm signal indicates that the travel time of CB's opening contact is
27 CBx.SCBR.Alm_t_Opn
overtime
Warning signal indicates that the travel time of CB's opening contact is
28 CBx.SCBR.Wrn_t_Opn
overtime
Alarm signal indicates that the travel time of CB's closing contact is
29 CBx.SCBR.Alm_t_Cls
overtime
Warning signal indicates that the travel time of CB's closing contact is
30 CBx.SCBR.Wrn_t_Cls
overtime
31 CBx.SCBR.Alm_RemainLife Alarm signal indicates that the remaining life of CB is out of limit
32 CBx.SCBR.Alm_Abr Alarm signal indicates that the accumulated abrasion of CB is out of limit
Warning signal indicates that the accumulated abrasion of CB is out of
33 CBx.SCBR.Wrn_Abr
limit
6.6.9 Logic
EN [CBx.SCBR.En_Wrn_t_Opn] &
CBx.SCBR.Wrn_t_Opn
SET CBx.SCBR.t_Opn>[CBx.SCBR.Th_Wrn_t_Opn]
EN [CBx.SCBR.En_Alm_t_Opn] &
CBx.SCBR.Alm_t_Opn
SET CBx.SCBR.t_Opn>[CBx.SCBR.Th_Alm_t_Opn]
EN [CBx.SCBR.En_Wrn_t_Cls] &
CBx.SCBR.Wrn_t_Cls
SET CBx.SCBR.t_Cls>[CBx.SCBR.Th_Wrn_t_Cls]
6 EN [CBx.SCBR.En_Alm_t_Cls] &
CBx.SCBR.Alm_t_Cls
SET CBx.SCBR.t_Cls>[CBx.SCBR.Th_Alm_t_Cls]
Figure 6.6-3 Logic diagram of breaker contact travel time overtime alarm
EN [CBx.SCBR.En_Alm_RemainLife] &
CBx.SCBR.Alm_RemainLife
SET CBx.SCBR.RemainLife>[CBx.SCBR.Th_Alm_RemainLife]
EN [CBx.SCBR.En_Wrn_N_Opn] &
CBx.SCBR.Wrn_N_Opn
SET CBx.SCBR.N_Opn>[CBx.SCBR.Th_Wrn_N_Opn]
EN [CBx.SCBR.En_Alm_N_Opn] &
CBx.SCBR.Alm_N_Opn_Alm
SET CBx.SCBR.N_Opn>[CBx.SCBR.Th_Alm_N_Opn]
Figure 6.6-5 Logic diagram of breaker trip counting result out-of-limit alarm
EN [CBx.SCBR.En_Wrn_Abr] &
CBx.SCBR.Wrn_Abr
SET CBx.SCBR.Abr>[CBx.SCBR.Th_Wrn_Abr]
EN [CBx.SCBR.En_ALm_Abr] &
CBx.SCBR.Alm_Abr
SET CBx.SCBR.Abr>[CBx.SCBR.Th_Alm_Abr]
6.6.10 Settings
Hardware circuit and operation status of this device are self-supervised continuously. If any
abnormal condition is detected, information or report will be displayed and a corresponding alarm
will be issued. 6
A minor abnormality may block a certain number of protections functions while the other functions
can still work. However, if severe hardware failure or abnormality, such as PWR module failure, DC
converter failure and so on, are detected, all protection functions will be blocked and the LED
"HEALTHY" will be extinguished and blocking output contacts "BO_Fail" will be given. The
protective device then cannot work normally and maintenance is required to eliminate the failure.
All the alarm signals and the corresponding handling suggestions are listed below.
If the device is blocked or alarm signal is sent during operation, please do find out its reason with
the help of self-diagnostic record. If the reason cannot be found at site, please notify the
manufacturer, NR. Please do not simply press button "TARGET RESET" on the protection panel
or re-energize on the device.
LED
No. Item Configurable Description
"ALARM"
Fail signals (Device will be blocked, LED "HEALTHY" will be OFF.)
This signal will be issued if any fail signal
1 Fail_Device OFF × picks up and it will drop off when all fail
signals drop off.
This signal will be issued if any hardware
2 Fail_DeviceInit OFF ×
or software failure is detected in the device
LED
No. Item Configurable Description
"ALARM"
initialization process.
This signal will be issued due to mismatch
between the configuration of plug-in
3 Fail_BoardConfig OFF ×
modules and the designing drawing of an
applied-specific project.
This signal will be issued if the CCD
process level configure file is parsed
4 Fail_ProcLevelConfig OFF ×
wrongly or the type in the file is inconsistent
with the actual device.
After configuration file is updated, settings
of the file and settings saved on the device
are not matched. This signal will be issued
5 Fail_SettingItem_Chgd OFF ×
instantaneously and will be latched unless
the recommended handling suggestion is
adopted.
The value of any setting is out of scope.
This signal will be issued instantaneously
6 Fail_Setting_OvRange OFF × and will be latched unless the
recommended handling suggestion is
adopted.
6 The alarm signal will be issued
instantaneously when an error is found
7 Fail_Memory OFF ×
during checking memory data, and usually,
it will automatically drop out.
The configuration process does not run
8 Fail_ProcessConfig OFF ×
properly.
The board fails to register the variable,
9 Fail_BoardRegister OFF × because of abnormal board, insufficient
memory space, or incorrect configuration.
The board fails to be initialized, because of
10 Fail_BoardInit OFF × abnormal board, insufficient memory
space, or incorrect configuration.
Error is found during checking settings.
11 Fail_Settings OFF × The inappropriate or incorrect value is set
in a certain application scenario.
A/D sampling data push error, the possible
12 Fail_Sample OFF × cause is that the data verification fails or no
data is sampled by A/D converter.
13 P1.Fail_Board OFF × The PWR module is abnormal.
An abnormality is detected during the
14 Bxx.Fail_Board OFF × module self-check located in slot xx of the
device.
LED
No. Item Configurable Description
"ALARM"
15 Fail_Output OFF × The BO module or IO module is abnormal.
Alarm signals (Device will not be blocked)
The device is abnormal. This signal will be
issued if any alarm signal picks up and it
16 Alm_Device ON ×
will drop off when all alarm signals drop
out.
This signal will be issued if any hardware
17 Alm_DeviceInit OFF × or software configuration wrong is detected
in the device initialization process.
The error is found during checking the
version of software downloaded to the
18 Alm_Version ON × device. This signal will be issued
instantaneously and will drop off
instantaneously.
The device is in the communication test
mode. This signal will be issued
19 Alm_CommTest ON ×
instantaneously and will drop off
instantaneously.
The device is in the GOOSE test mode.
20 Alm_GOOSETest OFF × This signal will be issued instantaneously
and will drop off instantaneously. 6
The active group set by settings in device
and that set by binary input are not
21 Alm_BI_SettingGrp OFF × matched. This signal will be issued
instantaneously and will drop off
instantaneously.
The time synchronization abnormality
22 Alm_TimeSyn ON √
alarm.
The memory of CPU plug-in module is
23 Alm_Insuf_Memory ON ×
insufficient.
The configuration file of IEC103 is detected
24 Alm_CfgFile_IEC103 ON × to not be correct when this file is parsed in
the device initialization process.
CPU module detects that some module is
25 Alm_Board OFF × reset due to the abnormality during the
device operating.
No sufficient NOR flash space used to
26 Alm_Insuf_NORflash OFF ×
store the program in CPU module
The network mode is inconsistent, such as
27 Alm_NetMode_Unmatched OFF × the setting is set as HSR mode, but the
actual operation mode is PRP mode.
28 Alm_Settings_DFR OFF × The set value of the setting
LED
No. Item Configurable Description
"ALARM"
[RecDur_PostFault] is greater than the set
value of the setting
[MaxRecDur_PostTrigDFR].
The settings which are stored in CPU
29 Alm_Settings ON × module are different with the settings
which are used by other modules.
The device's master process is abnormal
30 Alm_master ON ×
and it is blocked for more than 1 minute.
Error is detected in the FPGA configuration
31 Alm_CfgFile_FPGA OFF ×
file.
Error is detected in internal
32 Alm_DSP_HTM_Comm ON ×
communication.
Error is detected in the configuration file of
33 Alm_CRC_ProcLevel OFF ×
process level by CRC.
The configuration file of DNP client 1 is
34 Alm_CfgFile_TCP1_DNP OFF ×
incorrect.
The configuration file of DNP client 2 is
35 Alm_CfgFile_TCP2_DNP OFF ×
incorrect.
The configuration file of DNP client 3 is
36 Alm_CfgFile_TCP3_DNP OFF ×
incorrect.
6 The configuration file of DNP client 4 is
37 Alm_CfgFile_TCP4_DNP OFF ×
incorrect.
38 Alm_ARP_Bind_Failure × × ARP binding fails.
Pilot channel alarm signals (Device will not be blocked)
Received ID from the remote end is not as
same as the setting [FOx.RmtID] of the
device in local end
39 FOx.Alm_ID ON ×
This signal will pick up with a time delay of
100ms and will drop off with a time delay of
1s.
Channel x is abnormal
This signal will pick up with a time delay of
40 FOx.Alm ON ×
100ms and will drop off with a time delay of
1s.
No valid frame of channel x is received.
This signal will pick up with a time delay of
41 FOx.Alm_NoValFram ON ×
100ms and will drop off with a time delay of
1s.
Rate of error code of channel x is larger
than 40 error codes per second.
42 FOx.Alm_CRC ON ×
This signal will pick up instantaneously and
will drop off with a time delay of 10s.
LED
No. Item Configurable Description
"ALARM"
Channel x is out of service due to receive
error codes after device picking up.
43 FOx.Alm_Off ON ×
This signal will pick up instantaneously and
will drop off instantaneously.
Optical fibre of channel x is connected
wrongly.
44 FOx.Alm_Connect ON × This signal will pick up with a time delay of
100ms and will drop off with a time delay of
1s.
Function alarm signals (Device will not be blocked)
45 Alm_Maintenance ON √ The device is in maintenance state.
46 Alm_BOTest OFF × The device is in output test mode.
The sampled values from the dual A/D
converters are inconsistent or the sampled
47 Alm_Sample ON × value contains a large DC component
during the self or mutual check of sampling
channels.
48 Alm_Quality ON × The quality of sampled data is abnormal.
Fault detector element operates for more
than 50s.
49 Alm_Pkp_FD OFF √ This signal will pick up with a time delay of 6
50s and will drop off with a time delay of
10s.
The initiating signal of breaker failure
50 CBx.50BF.Alm_Init ON √
protection is abnormal.
Differential current is abnormal.
This signal will pick up with a time delay of
51 87STB.Alm_Diff OFF √
10s and will drop off with a time delay of
10s.
Disconnector position is abnormal.
This signal will pick up with a time delay of
52 87STB.Alm_89b_DS OFF √
10s and will drop off with a time delay of
10s.
The initiating signal of dead zone
53 CBx.50DZ.Alm_Init ON √
protection is abnormal.
The initiating signal of pole discrepancy
54 CBx.62PD.Alm_Init ON √
protection is abnormal.
Input signal of receiving transfer trip is
energized for longer than the setting
55 TT.Alm ON √
[TT.t_Op]+5s and it will drop off with a time
delay of 10s.
56 CBx.Alm_52b OFF √ The auxiliary normally closed contact (52b)
LED
No. Item Configurable Description
"ALARM"
of circuit breaker No.x is abnormal.
This signal will pick up with a time delay of
10s and will drop off with a time delay of
10s.
CT circuit fails of circuit breaker No.x.
This signal will pick up with a time delay
57 CBx.CTS.Alm ON ×
[CTS.t_DPU] and will drop off with a time
delay [CTS.t_DDO].
The synchronism check mode for AR is
58 CBx.79.Alm_RSYN_Mode ON √
abnormal.
VT circuit fails. (delay alarm signal)
This signal will pick up with a time delay
59 VTS.Alm ON ×
[VTS.t_DPU] and will drop off with a time
delay [VTS.t_DDO].
VT circuit fails. (instantaneous alarm
signal)
60 VTS.InstAlm OFF √
This signal will pick up with a time delay of
25ms and will drop off without time delay.
For synchronism check voltage input
channel configuration, the voltage source
6 61 CBx.25.Alm_Cfg_Ch ON √
to connect to the inputs "in_ref" and
"in_syn" should be the same with that
used in measurement function. Otherwise,
this alarm will be issued.
Voltage selection corresponding to circuit
62 CBx.VoltSel.Alm_Invalid_Sel ON √
breaker No.x is invalid.
Control circuit of circuit breaker No.x is
63 CBx.TCCS.Alm OFF √
abnormal
The residual voltage "3U0_Pri" is greater
than the overvoltage alarm threshold
multiplying the measurement VT rated
64 Prot.Alm_ROV OFF √ voltage (i.e.,
[3U0_Alm_ROV]×[U1n_VT_Measmt]).
This signal will pick up with a time delay of
10s and drop off with a time delay of 1s
The residual current "3I0_Pri" of circuit
breaker No.x is greater than the
overcurrent alarm threshold multiplying the
65 CBx.Prot.Alm_ROC OFF √ measurement CT rated current (i.e.,
[3I0_Alm_ROC]×[I1n_CT_Measmt]).
This signal will pick up with a time delay of
10s and drop off with a time delay of 1s
LED
No. Item Configurable Description
"ALARM"
A phase voltage is less than the
undervoltage alarm threshold multiplying
the measurement VT rated voltage (i.e.,
66 Prot.Alm_UV OFF √
[U_Alm_UV]×[XXXX.U1n_VT_Measmt]).
This signal will pick up with a time delay of
10s and drop off with a time delay of 1s.
If a DPS signal indicating CB/DS/ES
position is intermediate or bad, this alarm
will be issued.
67 xx.DPS.Alm OFF √
This signal will pick up and drop off with a
time delay defined by [xx.DPS.t_Alm]. (xx
can CB** or DS**)
68 Alm_Phasor_Config OFF √ Error of phasor configuration
69 Alm_Analog_Config OFF √ Error of analogue input configuration
70 Alm_BI_Config OFF √ Error of digital status configuration
71 PDC01.Alm_Invalid_IDCODE OFF √ ID code of PDC01 is invalid
72 PDC02.Alm_Invalid_IDCODE OFF √ ID code of PDC02 is invalid
73 PDC03.Alm_Invalid_IDCODE OFF √ ID code of PDC03 is invalid
74 PDC04.Alm_Invalid_IDCODE OFF √ ID code of PDC04 is invalid
Error of VT circuit (xx is determined by the
75 xx.Alm_VTS ON √ setting [Name_PMUBay] in the submenu 6
PMUBay Settings)
Error of CT circuit (xx is determined by the
76 xx.Alm_CTS ON √ setting [Name_PMUBay] in the submenu
PMUBay Settings)
GOOSE alarm signals (Device will not be blocked)
The GOOSE communication is abnormal.
It is an overall alarm signal and will be
77 GAlm_Overall ON × issued if any GOOSE alarm signal picks up
and it will drop-off when all these alarm
signals drop-off.
Error is detected in the GOOSE
78 GAlm_CfgFile ON ×
configuration file.
For GOOSE communication link, the
incoming data with test=true &
79 B01.GAlm_Maint_Unmatched ON × validity=good & operatorBlocked=false,
but the quality status (q) of the device
equals to "on".
For GOOSE communication link XX, the
connection of GOOSE network A is
80 XX.GAlm_ADisc ON ×
disconnected. (No GOOSE message is
received within two times TAL from
LED
No. Item Configurable Description
"ALARM"
GOOSE communication link XX)
XX is determined by description setting
[Bxx.Name_**_GCommLink]
For GOOSE communication link XX, the
connection of GOOSE network A is
disconnected. (No GOOSE message is
81 XX.GAlm_BDisc ON × received within two times TAL from
GOOSE communication link XX)
XX is determined by description setting
[Bxx.Name_**_GCommLink]
Between GOOSE control blocks received
on network and GOOSE control blocks
defined in GOOSE configuration file are
82 XX.GAlm_CfgUnmatched ON × unmatched. (Including config version,
number of data sets and data type)
XX is determined by description setting
[Bxx.Name_**_GCommLink]
SV alarm signals (Device will not be blocked)
The SV communication is abnormal.
It is an overall alarm signal and will be
6 83 SVAlm_Overall ON × issued if any SV alarm signal picks up and
it will drop-off when all these alarm signals
drop-off.
Error is detected in the SV configuration
84 SVAlm_CfgFile ON ×
file.
For SV communication link, the incoming
data with test=true & validity=good &
85 SVAlm_Maint_Unmatched ON ×
operatorBlocked=false, but the quality
status (q) of the device equals to "on".
For SV communication link XX, the
connection of SV network A is
disconnected. (Including data timeout,
86 XX.SVAlm_ADisc ON ×
decoding error, or sampling counter error)
XX is determined by description setting
[Bxx.Name_**_SVCommLink]
For SV communication link XX, the
connection of SV network B is
disconnected. (Including data timeout,
87 XX.SVAlm_BDisc ON ×
decoding error, or sampling counter error)
XX is determined by description setting
[Bxx.Name_**_SVCommLink]
88 XX.SVAlm_Data ON × Interpolation error of sampling data in SV
LED
No. Item Configurable Description
"ALARM"
communication link XX
XX is determined by description setting
[Bxx.Name_**_SVCommLink]
Loss of synchronization of sampling data in
SV communication link XX
89 XX.SVAlm_SmplSynLoss ON ×
XX is determined by description setting
[Bxx.Name_**_SVCommLink]
Invalid sampling data in SV communication
link XX
90 XX.SVAlm_InvalidSample ON ×
XX is determined by description setting
[Bxx.Name_**_SVCommLink]
Jittering error of sampling data in SV
communication link XX
91 XX.SVAlm_Jitter_Ch ON ×
XX is determined by description setting
[Bxx.Name_**_SVCommLink]
The delay of SV communication link XX
changes.
92 XX.SVAlm_tdrChgd_Ch ON ×
XX is determined by description setting
[Bxx.Name_**_SVCommLink]
The delay of SV communication link XX
93 XX.SVAlm_tdrOvRange_Ch ON ×
exceeds the limit. 6
XX is determined by description setting
[Bxx.Name_**_SVCommLink]
SV communication link XX is in
maintenance state
94 XX.SVAlm_Maintenance ON ×
XX is determined by description setting
[Bxx.Name_**_SVCommLink]
6
manufacturer or the agent to maintain it.
Alarm signals
The signal is issued with other specific alarm signals, and please refer
16 Alm_Device
to the handling suggestion other specific alarm signals.
17 Alm_DeviceInit Please inform the manufacturer or the agent to deal with it.
Users may pay no attention to the alarm signal in the project
commissioning stage, but it is needed to download the latest package
file (including correct version checksum file) provided by R&D engineer
18 Alm_Version to make the alarm signal disappear. Then users get the correct
software version. It is not allowed that the alarm signal is issued on the
device already has been put into service. The devices have been put
into service so that the alarm signal disappears.
No special treatment is needed, and disable the communication test
19 Alm_CommTest
function after completing the test.
No special treatment is needed, and disable the GOOSE test function
20 Alm_GOOSETest
after completing the test.
Please check the value of the setting [Active_Grp] and binary inputs of
indicating active group, and make them matched. Then the “ALARM”
21 Alm_BI_SettingGrp
LED will be extinguished and the corresponding alarm message will
disappear and the device will restore to normal operation state.
7 System Functions
Table of Contents
The device supports both hardware-based and software-based clock synchronization modes.
⚫ IRIG-B: IRIG-B via serial port (RS-485 or TTL level) or BNC port (TTL level)
⚫ PPS: Pulse per second (PPS) via serial port (RS-485 or TTL level), BNC port (TTL level)
or binary input
⚫ IEEE 1588: Clock message based on IEEE 1588 via Ethernet network
⚫ SNTP: Unicast (point-to-point) & broadcast SNTP mode via Ethernet network
⚫ Clock messages: IEC 60870-5-103 protocol, Modbus protocol and DNP3.0 protocol
The device provides an alarm signal "Alm_TimeSyn", which indicates the signal of clock
synchronization is abnormal or is lost. The setting [Opt_TimeSyn] should be set reasonably
according to actual clock synchronization source. If the setting [Opt_TimeSyn] is set as
"NoTimeSyn" and no clock synchronization signal is connected, the device will not issue the alarm
signal.
The device provides a priority-based adaptive clock synchronization scheme, which means that the
7
device can automatically identify multiple clock synchronization sources in the same clock
synchronization mode and choose the highest priority of lock synchronization sources.
The setting [Opt_TimeSyn] is set as "Conventional" and the setting [En_ConvModeSNTP] is set
as "Disabled"
The setting [Opt_TimeSyn] is set as "Conventional" and the setting [En_ConvModeSNTP] is set
as "Enabled"
When the device adopts SNTP to realize clock synchronization, [IP_Server_SNTP] and
[IP_StandbyServer_SNTP] shall be set correctly.
[IP_Server_SNTP] is the address of SNTP clock synchronization server which sends SNTP timing
messages to the relay or BCU. [IP_StandbyServer_SNTP] is the address of standby SNTP clock
synchronization server.
7.2.1 Overview
The device can provide real-time state information, including analogue quantities (such primary
measurement value, secondary measurement value, metering value and so on) and status
quantities (supervision status, input status, output status and so on). By check these state
informations, operators can know operation state of the protected equipment and whether the
device is healthy.
These state informations can be gained via local HMI. The menu path is:
1. Analogue quantities
⚫ MainMenuMeasurementsPrimary Values
⚫ MainMenuMeasurementsSecondary Values
⚫ MainMenuMeasurementsGOOSE Analog
⚫ MainMenuMeasurementsEnergy Metering
⚫ MainMenuMeasurementsPower Quality
⚫ MainMenuMeasurementsPMU Values
⚫ MainMenuMeasurementsUserDef Values
2. Status quantities
⚫ MainMenuStatusInputs
⚫ MainMenuStatusOutputs
⚫ MainMenuStatusPMU Status
⚫ MainMenuStatusSuperv Status
⚫ MainMenuStatusUserDef Status
Using the virtual LCD tool, the corresponding content can be viewed through the same menu path
as local LCD.
Device's state information can be uploaded into clients through message communication. For
different protocols, the state information can be gained through corresponding communication
service.
The device can print the current state information, so that the operator can observe and save the
current operation condition. The access path is:
MainMenuPrintDevice Status
7.3.1 Overview
The device can store the latest 1024 time-stamped disturbance records, 1024 time-stamped binary
events, 1024 time-stamped supervision events, 256 time-stamped control logs and 1024 time-
stamped device logs. All the records are stored in non-volatile memory, and when the available
space is exhausted, the oldest record is automatically overwritten by the latest one.
When any protection element operates or drops out, such as fault detector, distance protection etc.,
they will be logged in event records. Disturbance records include signal name, its value before and
after changing, and the time precision is up to 1ms.
The device is under automatic supervision all the time. If there are any failure or abnormal condition
detected, such as, chip damaged, VT circuit failure and so on, it will be logged in event records.
Supervision events include signal name, its value before and after changing, and the time precision
is up to 1ms.
When there is a binary input is energized or de-energized, i.e., its state has changed from "0" to
"1" or from "1" to "0", it will be logged in event records. Binary events include signal name, its value
before and after changing, and the time precision is up to 1ms.
If an operator executes some operations on the device, such as reboot protective device, modify
setting, etc., they will be logged in event records. Device logs include signal name, its value before
and after changing, and the time precision is up to 1ms.
When an operator executes a control command via local LCD, PCS-Studio or communication client,
it will be logged in control logs. Control logs include time stamp, controlled object, control origination,
control position, operation condition, interlocking condition, control command and operation result.
The device provides corresponding menus to view event recorders. The menu path is:
MainMenuTestDisturb Item
MainMenuRecordsSuperv Events
MainMenuRecordsIO Events
MainMenuRecordsDevice Logs
MainMenuRecordsControl Logs
Using the virtual LCD tool, the corresponding content can be viewed through the same menu path
as local LCD.
Event recorders can be uploaded into clients through corresponding communication service of the
protocol (including IEC60870-5-103, IEC61850, DNP3.0).
The device can print event recorders, so that the operator can observe and save the current
operation condition. The access path is:
MainMenuPrintSuperv Events
MainMenuPrintIO Events
7.5.1 Overview
Fault recorder can be used to have a better understanding of the behavior of the power network
and related primary and secondary equipment during and after a disturbance. Analysis of the
recorded data provides valuable information that can be used to improve existing equipment. This
information can also be used when planning for and designing new installations.
The fault recorder is comprised of the report and the waveform, which can be triggered by pickup
signals, trip signals and configurable binary signal "BI_TrigDFR".
The fault memory of the device is automatically updated with every recording. When the fault
memory is filled completely, the oldest records are overwritten automatically. Thus, the most recent
recordings are always stored safely. The maximum number of recordings is up to 64.
1. Sequence number
Each operation will be recorded with a sequence number in the record and displayed on LCD
screen.
The date and time are recorded when a system fault is detected. The time resolution is 1ms.
4. Fault information
A fault waveform contains all analogue and digital quantities related to protection such as currents,
voltages, alarm elements, and binary inputs and etc..
The overall duration of a single fault recording comprises the total duration of the configurable
recording criterion, the pre-trigger time and the post-trigger time. With the fault recording parameter,
these components can be individually set. The pre-trigger waveform recorded duration is
configured via the setting [RecDur_PreTrigDFR]. The waveform recorded duration after the fault
disappears is configured via the setting [RecDur_PostFault]. The maximum post-trigger waveform
recorded duration is configured via the setting [MaxRecDur_PostTrigDFR].
4. [MaxRecDur_PostTrigDFR]
Trigger point
The pickup recording time cannot be set. It continues as long as any valid trigger condition, binary
or analogue, persists (unless limited by the limit time, which is determined by the setting
[MaxRecDur_PostTrigDFR]).
The recording time begins after all activated triggers are reset. Use the setting [RecDur_PostFault]
to set this time.
Use the setting [MaxRecDur_PostTrigDFR] to set this time. If the summation of pickup recording
time and post-fault recording time is larger than maximal post-trigger recording time, the post-
trigger recording time shall be equal to the setting [MaxRecDur_PostTrigDFR].
The device provides corresponding menus to check fault recording. The menu path is:
MainMenuRecordsDisturb Records
Using the virtual LCD tool, the corresponding content can be viewed through the same menu path
as local LCD.
Fault recording can be uploaded into clients through corresponding communication service of the
protocol (including IEC60870-5-103, IEC61850, DNP3.0).
The device can print fault recording, so that the operator can observe and save the current
operation condition. The access path is:
MainMenuPrintDisturb Records
The device supports five kinds of LD-level mode/behaviour defined in IEC 61850-7-4, including
"On", "Blocked", "Test", "Test/Blocked" and "Off". By the function, the device can realize the test,
blocking and other operations of all or several functions. The function block diagram is shown as
below.
xxx.Beh
Mod Out
In the above diagram, the prefix "xxx" represents the name of the module,
such as "LD0", "Prot", "Mea", etc.
The input signal "Mod" is the input command, and its values are "On", "Blocked", "Test",
"Test/Blocked" and "Off". The output signal "Out" is the output status signal to Beh components
of protection functions, control functions, process layer and station layer. Its values are "On",
"Blocked", "Test", "Test/Blocked" and "Off". According to IEC 61850 Ed2, the operation principle
of LD-level Mode/Behaviour are as follows.
LD0.Beh Prot.Beh
7
Mod Mod
On
MATRIX MATRIX
Blocked
B&T
.. Off
.
Mea.Beh
Mod
On
MATRIX
Blocked
B&T
Off
For different functions, the process modes of "Beh" signal are different.
1. Protection logic
2. Trip output
3. GOOSE output
4. Station–layer signals
5. Control functions
6. GOOSE input
7. Binary input 7
ON Blocked Test Blocked/Test OFF
Normal Normal Normal Normal Normal
8. SV input
The device provides maintenance state, i.e., the binary input [BI_Maintenance] is energized, which
is convenient for maintenance work. For adopting conventional CT/VT, binary inputs and binary
outputs, maintenance state has no influence on protection logics. For binary inputs and binary
outputs by GOOSE connections. During device maintenance, the object will send GOOSE
message with Test quality attribute. The Test quality attribute indicates to the receiver device that
the object received via a GOOSE message was created under test conditions and not operating
conditions. If the Test quality attribute received is different with the object's Test quality attribute,
binary inputs and binary outputs by GOOSE connections will be affected based on different types
of binary inputs and binary outputs. For SV (Sampling Value) message, if the Test quality attribute
received is different with the object's Test quality attribute, the relevant protection functions will be
blocked.
For IEC60870-5-103 protocol, only the messages in link layer maintained, service messages in the
application layer which is uploaded automatically are blocked, and service messages in the
application layer which is issued by the client are rejected. For IEC61850 protocol, all Test quality
attribute set as "1". For DNP3.0 and ModBus protocol, they are not affected.
The device provides Test Mode to allow all protection elements, supervision events and binary
events to fulfill communication test, but to avoid the output contacts to close. During communication
test, protection functions are not affected, the signals generated by communication test are
recorded in relevant reports, and event recording and fault recording will not stop recording
7 disturbance information. The alarm signal "Alm_CommTest" will be issued to indicate the operator
when activating Test Mode and exiting Test Mode.
Communication test can be gained via local HMI and the virtual HMI, the corresponding content
can be viewed through the following menu paths:
⚫ Events Simulation
⚫ Forced Measurements
If no input operation is carried out within 60s, this test will exit and return to
the previous menu automatically.
Output test can be gained via the local LCD or virtual HMI of a debugging PC, the corresponding
content can be viewed through the following menu paths:
⚫ Contacts Outputs
⚫ GOOSE Outputs
The device provides target reset which can be used to reset local signals (including magnetic
latching output relays), latched LEDs, and confirm pop-up windows of reports. The function does
not affect the protection logic and communication function. There are several ways to reset.
⚫ Press the command push-button "ESC"+"ENT" on operation panel of the device under
main interface
⚫ Press the command push-button "TARGET RESET" on operation panel of the device
For different applications users can save the respective function settings in so-called settings
groups, and enable them quickly if necessary. Up to 20 different settings groups can be saved in
the device. In the process, only one settings group is active at any given time. During operation,
the operator can switch between setting groups.
The device will be temporarily blocked during switching setting groups. During temporary device
blocking, the device will loss protection functions and communication functions. Alarm signals
"Fail_Device" and "Alm_Device" will be issued. There are several ways to switch setting groups.
7 ⚫ Press the command push-button "MENU" under main interface (password is required)
The communication protocols IEC60870-5-103 or IEC 61850 can be used for switching the
setting groups via a communication connection.
The device also provides an available function by configuring associated binary signals via
PCS-Studio to switch setting group, which can be external binary inputs or internal logic signals.
By default, no binary signals are configured, so the function is invalid. (The specified
configuration method can refer to "PCS-902S Line Distance Relay Application Manual")
Each input signal is coded with a sequence number that corresponds to a setting group. When
the associated input signal changes, the device scans all input signals and selects the input
with the smallest sequence number as the valid input. The device switches to the setting range
corresponding to the input signal. The device can switch up to 20 setting groups.
8 Hardware
Table of Contents
8.3.2 Phase Overcurrent Protection and Earth Fault Protection ................................................ 8-11
List of Figures 8
Figure 8.1-1 Hardware diagram.................................................................................................. 8-1
Figure 8.1-3 Typical rear view of PCS-902S with pin ferrule ................................................... 8-3
Figure 8.1-4 Typical rear view of PCS-902S with ring ferrule ................................................. 8-3
Figure 8.2-1 Typical hardware configuration with pin ferrule (6U, 1/1) ..................................... 8-4
Figure 8.2-2 Typical hardware configuration with pin ferrule (6U, 1/2) ..................................... 8-5
Figure 8.2-4 Typical hardware configuration with ring ferrule (6U, 1/1).................................... 8-7
Figure 8.2-5Typical hardware configuration with ring ferrule (6U, 1/2)..................................... 8-8
Figure 8.4-11 Voltage dependence for binary inputs (default set) ....................................... 8-40
Figure 8.4-21 View of binary input and output module (NR6661A)...................................... 8-59
List of Tables
Table 8.4-1 Terminal definition and description of power supply module ............................... 8-15
Table 8.4-2 Terminal definition and description of power supply module ............................... 8-17
Table 8.4-2 Terminal definition and description of power supply module ............................... 8-18
Table 8.4-3 Terminal definition and description of power supply module ............................... 8-19
Table 8.4-4 Interface and terminal definition of CPU module ................................................... 8-22
Table 8.4-6 Configuration and terminal definition of NET-DSP module ................................... 8-32
Table 8.4-7 Terminal definition and description of binary input module ................................. 8-41
Table 8.4-8 Terminal definition and description of binary input module ................................. 8-43
Table 8.4-9 Terminal definition and description of binary input module ................................. 8-45
Table 8.4-10 Terminal definition and description of binary input module ............................... 8-47
Table 8.4-11 Terminal definition and description of binary output module ............................. 8-50
Table 8.4-12 Terminal definition and description of binary output module ............................. 8-51
Table 8.4-13 Terminal definition and description of binary output module ............................. 8-53
Table 8.4-14 Terminal definition and description of binary output module ............................. 8-55
Table 8.4-15 Terminal definition and description of binary output module ............................. 8-57
Table 8.4-16 Terminal definition and description of binary input and output module ............ 8-59
8.1 Overview
The modular design of this device allows this device to be easily upgraded or repaired by a qualified
service person. The faceplate is hinged to allow easy access to the configurable modules, and
back-plugging structure design makes it easy to repair or replace any module.
This device adopts one 32-bit ARM core in the CPU chip as control core for management and
monitoring function, and adopts another 32-bit ARM core in the CPU chip for all the protection
calculation. The parallel processing of sampled data can be realized in each sampling interval to
ensure ultrahigh reliability and safety of the device.
This device is developed on the basis of our latest software and hardware platform, and the new
platform major characteristics are of high reliability, networking and great capability in anti-
interference. See Figure 8.1-1 for the hardware diagram.
External
Binary Input
Pickup
ECVT Relay
ETHERNET
+E
LCD
Clock SYN
Power
Uaux LED ARM2
Supply
RJ45
Keypad
PRINT
The items can be flexibly configured depending on the situations like sampling method of the device
(conventional CT/VT or ECT/EVT), and the mode of binary output (conventional binary output or
GOOSE binary output). The configurations for PCS S series based on microcomputer are classified
into standard and optional modules.
⚫ HMI module is comprised of LCD, keypad, LED indicators and multiplex RJ45 ports for user
as human-machine interface.
⚫ CPU module provides functions like communication with SAS, event record, setting
management etc., and performs filtering, sampling, protection calculation, fault detector
calculation, and performs information exchange with the remote device through a dedicated
optical fibre channel or multiplex optical fibre channel.
⚫ NET-DSP module provides 100Mbit/s & 1000Mbit/s optical fibre interface (LC-connector) for
GOOSE & SV communication, and 1000Mbit/s optical fibre interface (LC-connector) for
PRP/HSR network communication.
⚫ AI module converts AC current and voltage from current transformers and voltage
transformers respectively to small voltage signal.
8 ⚫ BI module provides binary inputs via opto-couplers with rating voltage among AC110V/220V
or DC24V~250V (configurable).
⚫ BO module provides output contacts for tripping, and signal output contact for annunciation
signal, remote signal, fault and disturbance signal, operation abnormal signal etc.
⚫ IO module provides binary inputs via opto-couplers with rating voltage among AC110V/220V
or DC24V~250V (configurable), and provides tripping & signal output contacts.
PCS-902S is made of a 6U height 19” chassis. Components mounted on its front include a 320×240
dot matrix LCD, a 9-button keypad, four programmable buttons, 20 LED indicators and a multiplex
RJ45 port. A monolithic micro controller is installed in the device for these functions. Following
figures show front and rear views of this device respectively.
Figure 8.2-1 Typical hardware configuration with pin ferrule (6U, 1/1)
07 Ia2 Ia2n 08 BI_06 06 06 BI_03 06
LC
09 Ib2 Ib2n 10 BI_07 07 07 BI_04 07
BO4
LC BI_08 08 08 BI_05 08
11 Ic2 Ic2n 12 BI_09 09 09 BI_06 09
BO5
13 UB2 UB2n 14 BI_10 10 10 BI_07 10
BI_11 11 11 BI_08 11
15 UL1 UL1n 16 BO6
BI_12 12 12 BI_09 12
17 UB1 UB1n 18 BI_13 13 13 13
BO7 BO_01
BI_14 14 14 14
19 Ua Uan 20 BI_15 15 15 15
Date: 2023-08-01
BO8 BO_02
21 Ub Ubn 22 BI_16 16 16 16
17 17 17
23 Uc Ucn 24 BI_COM BO9 BO_03
18 18 18
19
BI_17 19 19 BO_04
B10 20
BI_18 20 20
21
BI_19 21 21 BO_05
B11 22
BI_20 22 22
BI_21 23 23 23
B12 BO_Fail
01 1A BI_22 24 24 24
02 1B
BI_23 25 25 PWR+ 25
03 SGND B13
04 2A
BI_24 26 26 PWR- 26
BI_25 27 27
8.2 Typical Wiring
05 2B
B14
06 SGND BI_26 28 28
07 SYN+
BI_27 29 29
08 SYN- B15
09 SGND
BI_28 30 30
10 SYN-TTL BI_29 31 BO16-COM 31
BI_30 32 BO16-NO 32
BI_31 33 BO16-NC 33
8 Hardware
CONSOLE
BI_32 34 BO17-COM 34
35 BO17-NO 35
BI_COM
36 BO17-NC 36 Ground
8-4
8
8
8 Hardware
8-5
B01 B02 & B03 B04 B05 B06 P1
NR6106AA NR6641-6I6U Option NR6610A NR6660A NR6310A
01 Ia1 Ia1n 02 BI_01 01 01 BI_01+ 01
BO1
BI_02 02 02 BI_01- 02
03 Ib1 Ib1n 04 BI_03 03 03 BI_02+ 03
BO2
05 Ic1 Ic1n 06 BI_04 04 04 BI_02- 04
NET BI_05 05 05 BI_COM 05
07 Ia2 Ia2n 08 BO3
Figure 8.2-2 Typical hardware configuration with pin ferrule (6U, 1/2)
LC BI_06 06 06 BI_03 06
09 Ib2 Ib2n 10 BI_07 07 07 BI_04 07
BO4
LC BI_08 08 08 BI_05 08
11 Ic2 Ic2n 12 BI_09 09 09 BI_06 09
BO5
13 UB2 UB2n 14 BI_10 10 10 BI_07 10
BI_11 11 11 BI_08 11
15 UL1 UL1n 16 BO6
BI_12 12 12 BI_09 12
17 UB1 UB1n 18 BI_13 13 13 13
BO7 BO_01
Date: 2023-08-01
BO8 BO_02
21 Ub Ubn 22 BI_16 16 16 16
17 17 17
23 Uc Ucn 24 BI_COM BO9 BO_03
18 18 18
19
BI_17 19 19 BO_04
BO10 20
BI_18 20 20
21
BI_19 21 21 BO_05
BO11 22
BI_20 22 22
BI_21 23 23 23
BO12 BO_Fail
01 1A BI_22 24 24 24
02 1B
BI_23 25 25 PWR+ 25
03 SGND BO13
04 2A
BI_24 26 26 PWR- 26
05 2B BI_25 27 27
BO14
0201
0202
0204
0205
0207
0208
0210
0216
0219
0222
0203
0206
0209
0211
0212
0215
0217
0218
0220
0221
0223
0224
0213
0214
Ia1 Ib1 Ic1 Ia2 Ib2 Ic2 UB2 UL1 UB1 Ua Ub Uc
BI_01 + 0501
To SCADA
…
BI_16 + 0516
0517 -
0518 -
BI_17 + 0519
BI_18 + 0520
…
BI_32 + 0534
1A 0101
COM
1B 0102 0535 -
SGND 0103 0536 -
cable with single point earthing
BI_01 + P101
To the screen of other coaxial
2A 0104
COM
2B 0105 P102 -
SGND 0106
BI_02 + P103
SYN+ 0107
Clock SYN
Console
BI_04 + P107
0601
0602 BO_01
…
0603
BO_02 BI_09 + P112
0604
8 P113
…
0617 BO_01
BO_09 P114
0618
P115
0619 BO_02 P116
0620 BO_10
…
P121
0621 BO_05
BO_11 P122
0622
P123
…
0635 BO_17
0636 BO_17
Grounding Bus
8-7
B01 B02 & B03 B04 B05 B06 B07 B08 B09 B10 B11 B12 B13 B14 P1
Figure 8.2-4 Typical hardware configuration with ring ferrule (6U, 1/1)
NR6106AA NR6641-6I6U Option NR6601A NR6651A Option Option Option Option Option Option Option Option NR6305A
01 Ia1 Ia1n 02 01 BI_01 BI_02 02 01 BO_01 02 01 BI_01+ BI_01- 02
03 Ib1 Ib1n 04 03 BI_03 BI_04 04 03 BO_02 04 03 BI_02+ BI_02- 04
NET 05 Ic1 Ic1n 06 05 BI_05 BI_06 06 05 BO_03 06 05 BI_COM BI_03 06
LC 07 Ia2 Ia2n 08 07 BI_07 BI_08 08 07 BO_04 08 07 BI_04 BI_05 08
LC
09 Ib2 Ib2n 10 09 BI_09 BI_10 10 09 BO_05 10 09 BI_06 BI_07 10
11 Ic2 Ic1n 12 11 BI_11 BI_02 12 11 BO_06 12 11 BI_08 BI_09 12
Date: 2023-08-01
13 UB2 UB2n 14 13 BI_13 BI_02 14 13 BO_07 14 13 BO_01 14
15 UL1 UL1n 16 15 BI_15 BI_02 16 15 BO_08 16 15 BO_02 16
17 UB1 UB1n 18 17 BI_17 BI_02 18 17 BO_09 18 17 BO_03 18
01 1A 19 Ua Uan 20 19 BI_19 BI_02 20 19 BO_10 20 19 BO_04 20
02 1B
03 SG ND 21 Ub Ubn 22 21 BI_21 BI_02 22 21 BO_11 22 21 BO_05 22
04 2A
23 Uc Ucn 24 23 BI_23 BI_24 24 23 BO_12 24 23 BO_Fail 24
05 2B
06 SG ND
25 BI_25 BI_COM 26 25 BO_13 26 25 PWR+ PWR- 26
07 SYN+
08 SYN-
09 SGND
10 SYN-TTL
Date: 2023-08-01
13 UB2 UB2n 14 13 BI_13 BI_02 14 13 BO_07 14 13 BO_01 14
15 UL1 UL1n 16 15 BI_15 BI_02 16 15 BO_08 16 15 BO_02 16
17 UB1 UB1n 18 17 BI_17 BI_02 18 17 BO_09 18 17 BO_03 18
01 1A 19 Ua Uan 20 19 BI_19 BI_02 20 19 BO_10 20 19 BO_04 20
02 1B
03 SGND 21 Ub Ubn 22 21 BI_21 BI_02 22 21 BO_11 22 21 BO_05 22
04 2A
23 Uc Ucn 24 23 BI_23 BI_24 24 23 BO_12 24 23 BO_Fail 24
05 2B
06 SGND
25 BI_25 BI_COM 26 25 BO_13 26 25 PWR+ PWR- 26
07 SYN+
08 SYN-
09 SG ND
10 SYN-TTL
CONSOLE
Ground
8 Hardware
8-8
8
8 Hardware
0201
0202
0204
0205
0207
0208
0210
0216
0219
0222
0203
0206
0209
0211
0212
0215
0217
0218
0220
0221
0223
0224
0213
0214
Ia1 Ib1 Ic1 Ia2 Ib2 Ic2 UB2 UL1 UB1 Ua Ub Uc
BI_01 + 0501
Ethernet (RJ 45 and LC-
Connector)
BI_02 + 0502
To SCADA
…
BI_25 + 0525
0526 -
BI_01 + P101
P102 -
BI_02 + P103
P104 -
P105 -
1B 0102
SGND 0103 BI_04 + P107
cable with single point earthing
To the screen of other coaxial
2A 0104
COM
2B 0105
SGND 0106 BI_09 + P112
Console P121
BO_05 P122
0601 P123
0602 BO_01 BO_Fail P124
0603
0604 BO_02 P125 PWR+
8
Power External DC power
…
Grounding Bus
8.3 CT Requirement
There are several different ways to specify CTs. Conventional magnetic core CTs are usually
specified and manufactured according to some international or national standards, which specify
different protection classes as well. There are many different standards and a lot of classes but
The high remanence type CT has no given limit for the remanent flux. Typical examples of high
remanence type CT are class P, PX, TPX according to IEC 60044.
The low remanence type CT has a specified limit for the remanent flux, which does not exceed 10%
of the saturation flux. Typical examples of low remanence type CT are class PR according to IEC
60044-6 and class TPY according to IEC 60044-1.
The non remanence type CT has practically negligible level of remanent flux. An example is class
TPZ according to IEC 60044-6.
The high remanence type CT may have large remanence, and the degree of CT saturation d will
be more serious when faulty aperiodic component and remanence are in the same direction. The
following check calculation of CT selection takes into account the maximum remanence of CT and
the maximum aperiodic component that may appear in the field.
⚫ Class P, PR
𝐸𝑘 = 𝐾𝑋 × 𝐼𝑠𝑟 × (𝑅𝑐𝑡 + 𝑅𝑏 )
𝐸𝐴𝐿𝐹 𝐸al
Class PX, PXR 𝐸𝑘 ≈ 𝐸𝑘 ≈
𝐹 𝐹
The coefficient "F" depends on the characteristics of the core material, and
the actual value range is:
For the magnetic core without air gap, the coefficient "F" is between 1.2 and
1.3.
For the magnetic core with air gap, the coefficient "F" about 1.1.
𝐾𝑋 Dimensioning factor
𝑆𝑟
𝑍𝑏 Rated load, including resitive load and inductive load (Ω), 𝑍𝑏 =
𝐼2𝑠𝑟
The CT requirements for the different protection functions below are specified. 8
8.3.2 Phase Overcurrent Protection and Earth Fault Protection
8.3.2.1 CT Requirement
CT saturation will cause a certain delay to the protective oprating, which is obvious for invser-time
overcurrent protection. When the maximum fault current is much larger than the setting, the delay
can be ignored. If the maximum fault current is slightly larger than the setting, the delay generated
at this time is equivalent to the primary time constant of the system. If there is a coordination
relationship between the upstream and the downstream, the influence of this delay should be
considered. Generally, the CT requirement is as follows:
𝐸sl ′ is required secondary e.m.f for the maximum expected fault current
According to the operating characteristics, phase overcurrent protection and earth fault protection
are divided into the following two cases:
(𝑅𝑐𝑡 + 𝑅𝑏 ′)
𝐸sl ′ = 𝐼pc𝑓 × 𝐼𝑠𝑟 × Equation 8.3-1
𝐼𝑝𝑟
For directional phase overcurrent protection and earth fault protection, low or non remanence type
CT should be selected as far as possible.
𝑅𝑏 ′ = 𝑅𝑟 + 2𝑅𝐿
𝑅𝑏 ′
𝑅𝑟 : input impedance of phase current, taking 0.01Ω
𝐼set Iinverse-time reference current setting or 1.1 times maximum load current (A)
CT type is 5P30 ("5P" indicates Accuracy Class, "30" indicates Overcurrent Accuracy Limit Factor),
and related parameters are as follows.
𝐼pr = 2000A, 𝐼𝑠𝑟 = 5A, 𝑅𝑐𝑡 = 1.0Ω, 𝑆𝑟 = 60VA, 𝐼pc𝑓 = 40000A, 𝑅𝐿 = 0.5Ω, 𝑅𝑟 = 0.01Ω
8
The system's primary time constant is 80ms.
60
𝐸𝐴𝐿𝐹 = 𝐴𝐿𝐹 × 𝐼𝑠𝑟 × (𝑅𝑐𝑡 + 𝑍𝑏 ) = 30 × 5 × (1.0 + ) = 510𝑉
5×5
Hence, the CT can meet the requirement of definite-time phase overcurrent protection and earth
fault protection.
𝐸sl ′ is required secondary e.m.f for the maximum expected fault current
According to the operating characteristics, line distance protection is divided into the following
cases:
(𝑅𝑐𝑡 + 𝑅𝑏 ′)
𝐸sl ′ = 𝛼 × 𝐼𝑘𝑚𝑎𝑥 × 𝐼𝑠𝑟 × Equation 8.3-3
𝐼𝑝𝑟
(𝑅𝑐𝑡 + 𝑅𝑏 ′)
𝐸sl ′ = 𝐾 × 𝐼𝑘𝑧𝑜𝑛𝑒1 × 𝐼𝑠𝑟 × Equation 8.3-4
𝐼𝑝𝑟
𝐼𝑘𝑧𝑜𝑛𝑒1 Maximum primary current for faults at the end of zone 1 reach (A).
This factor is a function of the primary time constant for the DC component in the fault current.
A factor of the primary time constant for the DC component in the fault current for a fault at the
set reach of zone 1.
𝐾
k=4, the primary time constant is less than 50ms
𝑅𝑟 = 0.01Ω
Assumption: the setting of zone 1 of distance protection is 80% of the whole line, the time constant
Tc=80ms for the internal close-in faults, and the time constant Tc'=60ms for the faults at the end of
zone 1 reach.
60
𝐸𝐴𝐿𝐹 = 𝐴𝐿𝐹 × 𝐼𝑠𝑟 × (𝑅𝑐𝑡 + 𝑍𝑏 ) = 30 × 5 × (1.0 + ) = 510V
5×5
Because the time constant Tc=80ms for the internal close-in faults, а=1.5.
Because the time constant Tc'=60ms for the faults at the end of zone 1 reach, k=5.
The +5Vdc output provides power supply for all the electrical elements that need +5Vdc power
supply in this device. It is recommended to use an external miniature circuit breaker to control the
power on/off of the device.
Three types of power supply modules are provided: NR6305A, NR6305E, NR6310A and NR6311A.
⚫ NR6305A
8
The power supply module supports external power source whose voltage level is
AC100V/110V/115V/120V/127V/220V/230V/240V/250V or DC110V/125V/220V/250V, also
provides 9 binary inputs, 5 binary outputs and a device failure binary output. A 26-pin connector is
fixed on the power supply module. The terminal definition of the connector is described as below.
01 BI_01+
The No.1 programmable binary input
02 BI_01-
03 BI_02+
The No.2 programmable binary input
04 BI_02-
13
BO_01 The No.1 programmable binary output
14
15
BO_02 The No.2 programmable binary output
16
17
BO_03 The No.3 programmable binary output
18
19
BO_04 The No.4 programmable binary output
20
21
BO_05 The No.5 programmable binary output
22
23
BO_Fail The device failure signal output
8 24
⚫ NR6305E
The power supply module supports external power source whose voltage level is
DC48V/110V/220V, also provides 9 binary inputs, 4 binary outputs and a device failure binary
output. A 26-pin connector is fixed on the power supply module. The terminal definition of the
connector is described as below.
01 BI_01+
The No.1 programmable binary input
02 BI_01-
03 BI_02+
The No.2 programmable binary input
04 BI_02-
13
BO_01 The No.1 programmable binary output
14
15
BO_02 The No.2 programmable binary output
16
17
BO_03 The No.3 programmable binary output
18
8
19
BO_04 The No.4 programmable binary output
20
21 Blank
22 Blank
23
BO_Fail The device failure signal output
24
⚫ NR6310A
The power supply module supports external power source whose voltage level is
AC100V/110V/115V/120V/127V/220V/230V/240V/250V or DC110V/125V/220V/250V, also
provides 9 binary inputs, 5 binary outputs and a device failure binary output. A 22-pin connector
and a 4-pin connector are fixed on the power supply module. The terminal definition of the
connector is described as below.
01 BI_01+
The No.1 programmable binary input
02 BI_01-
03 BI_02+
The No.2 programmable binary input
04 BI_02-
13
BO_01 The No.1 programmable binary output
14
15
BO_02 The No.2 programmable binary output
16
17
BO_03 The No.3 programmable binary output
18
19
BO_04 The No.4 programmable binary output
20
21
BO_05 The No.5 programmable binary output
22
23
BO_Fail The device failure signal output
24
4-pin
25 PWR+ DC power supply positive input
⚫ NR6311A
The power supply module supports external power source whose voltage level is
DC24V/30V/48V/60V, also provides 9 binary inputs, 5 binary outputs and a device failure binary
output. A 22-pin connector and a 4-pin connector are fixed on the power supply module. The
terminal definition of the connector is described as below.
01 BI_01+
The No.1 programmable binary input
02 BI_01-
03 BI_02+
The No.2 programmable binary input
04 BI_02-
13
BO_01 The No.1 programmable binary output
14
16
17
BO_03 The No.3 programmable binary output
18
19
BO_04 The No.4 programmable binary output
20
21
BO_05 The No.5 programmable binary output
22
23
BO_Fail The device failure signal output
24
4-pin
25 PWR+ DC power supply positive input
The PWR module a grounding screw for device grounding. The grounding
screw shall be connected to grounding screw and then connected to the
The CPU module uses the internal bus to receive the data from other modules of the device. It
The device provides three menus, "Create ARP Bind", "Clear ARP Bind" and "ARP Bind Info",
to creat, clear and display ARP binding mapping information.
The main functional details of the CPU module are listed as below:
The CPU module can calculate protective elements (such as overcurrent element) on the basis
of the analogue sampled values (voltages and currents) and binary inputs, then it does logical
judgment function and decides whether the device needs to trip or close.
⚫ Communication function
The CPU module can effectively manage all communication procedures, and reliably send out
some useful information through its various communication interfaces. These interfaces are
used to communicate with a SAS or a RTU. It also can communicate with the human machine
interface module. If an event occurs (such as SOE, protective tripping event etc.), this module
will send out the relevant event information through these interfaces, and make it be easily
observed by the user.
⚫ Auxiliary calculation
Based on the voltage and current inputs, the CPU module also can calculate out the metering
values, such as active power, reactive power and power factor etc. All these values can be
sent to a SAS or a RTU through the communication interfaces.
⚫ Time synchronization
This module has a local clock chip and an interface to receive time synchronized signals from
external clock source. These signals include PPS (pulse per second) signal and IRIG-B signal.
Basing on the timing message (from SAS or RTU) and the PPS signal, or basing on the IRIG-
B signal, this module can synchronize local clock with the standard clock.
This module can exchange information between the device at local end and the device at the
opposite end through a dedicated optical fibre channel or multiplex channel. It transmits and
receives optical signal using FC/PC or ST optical connector.
The routine of both directions shall be same to each other, so the time delays of both directions
are the same. The maximum one-way channel propagation delay shall be less than 15ms.
There are several types of CPU modules for different applications, and these modules with various
combinations of memory and interface are available as shown in the table below.
Do NOT look into the end of an optical fiber connected to an optical port.
The configuration and terminal definition of the CPU modules are listed in following table
2 SFP Ethernet
(LC connector)
01 A
RS-485 02 B To SCADA
03 SGND
04 A
06 SGND
Twisted pair wire
07 SYN+
09 SGND synchronization
TTL 10 TTL
1 RJ45
For debugging
Ethernet
2 RJ45
(LC connector)
8
Optical channel for pilot Optical fiber (single-
2 FC connector
protection mode)
01 A
NR6106AB 1G DDR
RS-485 02 B To SCADA
03 SGND
04 A
Twisted pair wire
RS-485 05 B To SCADA or printer
06 SGND
07 SYN+ To clock
RS-485
08 SYN- synchronization
09 SGND
TTL 10 TTL
1 RJ45
For debugging
Ethernet
2 RJ45
(LC connector)
01 A
RS-485 02 B To SCADA
03 SGND
NR6106AC 1G DDR
04 A
06 SGND
Twisted pair wire
07 SYN+
09 SGND synchronization
8 TTL 10 TTL
1 RJ45
For debugging
Ethernet
2 RJ45
02 B
03 SGND
04 A
06 SGND
07 SYN+
09 SGND synchronization
TTL 10 TTL
1 RJ45
For debugging
Ethernet
2 RJ45
(LC connector)
01 A
03 SGND
Twisted pair wire 8
04 A
06 SGND
1 RJ45
For debugging Twisted pair wire
Ethernet
2 RJ45
Twisted pair wire or
NR6106AG 1G DDR Ethernet Ethernet communication
optic fibre
2 SFP Ethernet
(LC connector)
01 A
RS-485 02 B To SCADA
03 SGND
Twisted pair wire
04 A
06 SGND
1 RJ45
For debugging Twisted pair wire
Ethernet
01 A
RS-485 02 B To SCADA
03 SGND
8 NR6106AK 1G DDR
04 A
06 SGND
Twisted pair wire
07 SYN+
09 SGND synchronization
TTL 10 TTL
1 RJ45
For debugging
Ethernet
01 A
RS-485 02 B To SCADA
03 SGND
Twisted pair wire
04 A
06 SGND
1 RJ45
For debugging Twisted pair wire
Ethernet
2 RJ45
(LC connector)
RS-485 02 B To SCADA
03 SGND
Twisted pair wire
04 A
06 SGND
1 RJ45
For debugging Twisted pair wire
Ethernet
2 RJ45
(LC connector)
NR6106AN 1G DDR 01 A
RS-485 02 B To SCADA
03 SGND
Twisted pair wire
04 A
06 SGND
1 RJ45
For debugging Twisted pair wire
Ethernet
2 RJ45
01 A
RS-485 02 B To SCADA
NR6106AP 1G DDR
03 SGND
Twisted pair wire
04 A
06 SGND
Ethernet
2 RJ45
(LC connector)
01 A
RS-485 02 B To SCADA
NR6106AQ 1G DDR
03 SGND
04 A
06 SGND
Twisted pair wire
07 SYN+
09 SGND synchronization
TTL 10 TTL
1 RJ45
For debugging 8
Ethernet
2 RJ45
(LC connector)
NR6106AR 1G DDR
Optical channel for pilot Optical fiber (single-
1 FC connector
protection mode)
01 A
RS-485 02 B To SCADA
03 SGND
04 A
06 SGND
Twisted pair wire
07 SYN+
09 SGND synchronization
TTL 10 TTL
1 RJ45
For debugging
Ethernet
The correct connection is shown in Figure 8.4-3. Generally, the shielded cable with two pairs of
twisted pairs inside shall be applied. One pair of the twisted pairs are respectively used to connect
the “+” and “–” terminals of difference signal. The other pair of twisted pairs are used to connect
the signal ground of the communication interface. The external shield of the cable shall be
grounded at one of the ends only.
COM
B 02
SGND 03
cable with single point earthing
To the screen of other coaxial
Clock SYN
SYN- 02
SGND 03
Cable
RTS 05
PRINT
TXD 06
SGND 07
Pin2
The 2nd RS-485 port also can be configured as a printer port through the jumpers "J10" and "J11".
J10 Pin1 and Pin2 are connected Pin2 and Pin3 are connected
J11 Pin1 and Pin2 are connected Pin2 and Pin3 are connected
NR6113A 12 SFP Ethernet GOOSE & SV communication 100Mbit/s optical fiber (LC type)
Do NOT look into the end of an optical fiber connected to an optical port.
NR6113A consists of 12 × 100Mbit/s optical Ethernet interface (LC type). The module supports GOOSE
and SV per IEC 61850-9-2 protocol, and it can receive and send GOOSE messages to intelligent control
device, and receive SV from MU (merging unit). Each port can be used not only for GOOSE signal or
SV signal individually but also GOOSE signal and SV signal simultaneously by peer-to-peer (P2P) mode
and networking mode.
NR6113B consists of 4 × 1000Mbit/s optical Ethernet interface (LC type) and 8 × 100Mbit/s optical
Ethernet interface (LC type). The 4 × 1000Mbit/s optical Ethernet interface support both GOOSE &
SV communication and PRP/HSR network communication, which can be 2 groups of PRP or HSR
ports, or 1 group of PRP ports + 1 group of HSR ports. The 8 × 100Mbit/s optical Ethernet interface
are as similar as that of NR6113A.
For the analogue input module, if the plug is not put in the socket, external CT circuit is closed itself.
Just shown as below.
Plug
Socket
In
Out
8
In
Out
There are several types of analogue input modules. The rated current is adaptive (1A/5A). Please
declare which kind of AI module is needed before ordering. Maximum linear range of the current
converter is 40In.
⚫ 4CT+4VT
⚫ 4CT+7VT
8 ⚫ 6CT+6VT
⚫ 7CT+5VT
Some connection examples of the current transformers and voltage transformers which are
supported by this relay are shown in this section. If one of the analogue inputs has no input in a
practical engineering, the relevant input terminals should be disconnected.
8
1. Current connections examples
P2 S2
P1 S1
02 01
04 03
06 05
A B C C B A
P2 P1 P1 P2
S2 S1 S1 S2
8 02 01
04 03
06 05
08 07
10 09
12 11
P2 S2 P2 S2
P1 S1 P1 S1
02 01 02 01
04 03 04 03
06 05 06 05
08 07 08 07
17 18
8
19 20
21 22
23 24
17 18
19 20
21 22
23 24
11 12
13 14
15 16
17 18
19 20
21 22
23 24
11 12
13 14
19 20
21 22
23 24
A B C C B A
20 19
22 21
24 23
18 17
16 15
14 13
Voltage
300
157.5
138.6
125
110
8 78.75
69.3
62.5
55 Operation
30.24
24 Operation uncertain
15.12
12
No operation
0 24V 48V 110V 125V 220V 250V
⚫ NR6601A
Each BI module is with a 26-pin connector for 25 binary inputs which share one common negative
power input and can be configurable. The pickup voltages and dropout voltages of the binary inputs
are settable by the setting [U_Pickup_BI] and [U_Dropoff_BI], and the range is from 50%Un to
80%Un.
01 BI_01 BI_02 02
03 BI_03 BI_04 04
05 BI_05 BI_06 06
07 BI_07 BI_08 08
09 BI_09 BI_10 10
11 BI_11 BI_12 12
13 BI_13 BI_14 14
15 BI_15 BI_16 16
17 BI_17 BI_18 18
19 BI_19 BI_20 20
21 BI_21 BI_22 22
23 BI_23 BI_24 24
25 BI_25 BI_COM 26
⚫ NR6604A
8 Each BI module is with a 26-pin connector for 13 binary inputs which have independent negative
power input and can be configurable. The pickup voltages and dropout voltages of the binary inputs
are settable by the setting [U_Pickup_BI] and [U_Dropoff_BI], and the range is from 50%Un to
80%Un.
When the rated voltage of binary input is 110Vdc or above and the setting [En_BICheckInstP] is
set as "Enabled", NR6604A can be applied to acquire the mechanical signal, for example, the
binary signal from winding temperature relay, oil temperature relay or Buchholz relay. The
conducting mode of each binary input is switched into the high-power mode to improve the anti-
interference ability. The binary input will not be considered as being energized unless the
instantaneous active power rises to a certain value and during time is larger than 20ms, so as to
avoid mistaken signal.
01 BI_01
02 Opto01-
03 BI_02
04 Opto02-
05 BI_03
06 Opto03-
07 BI_04
08 Opto04-
09 BI_05
10 Opto05-
11 BI_06
12 Opto06-
13 BI_07
14 Opto07-
15 BI_08
16 Opto08-
17 BI_09
18 Opto09-
19 BI_10
20 Opto10-
21 BI_11
22 Opto11-
23 BI_12
24 Opto12-
25 BI_13
26 Opto13-
Each BI module is with two 18-pin connectors for 32 binary inputs. The first 16 binary inputs share
one common negative power input and the last 16 binary inputs share another common negative
power input. All binary inputs are configurable. The pickup voltages and dropout voltages of the
8 binary inputs are settable by the setting [U_Pickup_BI] and [U_Dropoff_BI], and the range is from
50%Un to 80%Un. The difference between NR6610A and NR6610B is that NR6610A equips single
AD sampling and NR6610B equips dual AD sampling.
01 BI_01 19 BI_01
02 BI_02 20 BI_02
03 BI_03 21 BI_03
04 BI_04 22 BI_04
05 BI _05 23 BI_05
06 BI_06 24 BI_06
07 BI_07 25 BI_07
08 BI_08 26 BI_08
09 BI_09 27 BI_09
10 BI _10 28 BI_10
11 BI_11 29 BI_11
12 BI_12 30 BI_12
13 BI _13 31 BI_13
14 BI_14 32 BI_14
15 BI _15 33 BI_15
16 BI_16 34 BI_16
17 BI_COM 35 BI_COM
18 BI_COM 36 BI _COM
17
BI_COM The common negative connection of the BI_01 to BI_16
18
35
BI_COM The common negative connection of the BI_17 to BI_32
36
⚫ NR6611A
Each BI module is with two 18-pin connectors for 14 binary inputs which have independent negative
power input and can be configurable. The pickup voltages and dropout voltages of the binary inputs
are settable by the setting [U_Pickup_BI] and [U_Dropoff_BI], and the range is from 50%Un to
80%Un.
When the rated voltage of binary input is 110Vdc or above and the setting [En_BICheckInstP] is
set as "Enabled", NR6604A can be applied to acquire the mechanical signal, for example, the
binary signal from winding temperature relay, oil temperature relay or Buchholz relay. The
conducting mode of each binary input is switched into the high-power mode to improve the anti-
interference ability. The binary input will not be considered as being energized unless the
instantaneous active power rises to a certain value during time is larger than 20ms, so as to avoid
mistaken signal.
01 19
02 20
03 BI_01 21 BI _08
04 Opto01- 22 Opto08-
05 BI_02 23 BI _09
06 Opto02- 24 Opto09-
07 BI_03 25 BI _10
08 Opto03- 26 Opto10-
09 BI_04 27 BI _11
10 Opto04- 28 Opto11-
11 BI_05 29 BI _12
12 Opto05- 30 Opto12-
13 BI_06 31 BI _13
14 Opto06- 32 Opto13-
15 BI_07 33 BI _14
16 Opto07- 34 Opto14-
17
18
35
36
8
Figure 8.4-15 View of binary input module (NR6611A)
01 Blank
02 Blank
18-pin
03 BI_01 The No.1 programmable binary input
17 Blank
18 Blank
19 Blank
20 Blank
35 Blank
36 Blank
The device can provide several types of binary output modules: NR6651A, NR6651B, NR6652A
NR6660A and NR6663A.
⚫ NR6651A
A 26-pin connector is fixed on the binary output module. The NR6651A provides 13 normally open
contacts (NOC). The terminal definition of the connector is shown in Figure 8.4-16.
BO _01 01 02
BO_02 03 04
BO _03 05 06
BO_04 07 08
BO_05 09 10
BO _06 11 12
BO_07 13 14
BO_08 15 16 8
BO _09 17 18
BO_10 19 20
BO_11 21 22
BO _12 23 24
BO_13 25 26
01
BO_01 The No.01 binary output contact (normally open contact, NOC)
02
03
BO_02 The No.02 binary output contact (normally open contact, NOC)
04
05
BO_03 The No.03 binary output contact (normally open contact, NOC)
06
07
BO_04 The No.04 binary output contact (normally open contact, NOC)
08
09
BO_05 The No.05 binary output contact (normally open contact, NOC)
10
11
BO_06 The No.06 binary output contact (normally open contact, NOC)
12
13
BO_07 The No.07 binary output contact (normally open contact, NOC)
14
15
BO_08 The No.08 binary output contact (normally open contact, NOC)
16
17
BO_09 The No.09 binary output contact (normally open contact, NOC)
8 18
19
BO_10 The No.10 binary output contact (normally open contact, NOC)
20
21
BO_11 The No.11 binary output contact (normally open contact, NOC)
22
23
BO_12 The No.12 binary output contact (normally open contact, NOC)
24
25
BO_13 The No.13 binary output contact (normally open contact, NOC)
26
⚫ NR6651B
A 26-pin connector is fixed on the binary output module. The NR6651B provides 11 normally open
contacts (NOC, the first 11 contacts) and 2 normally close contacts (NCC, the last 2 contacts). The
terminal definition of the connector is shown in Figure 8.4-17.
BO _01 01 02
BO_02 03 04
BO_03 05 06
BO _04 07 08
BO_05 09 10
BO_06 11 12
BO _07 13 14
BO_08 15 16
BO_09 17 18
BO _10 19 20
BO_11 21 22
BO_12 23 24
BO _13 25 26
01
BO_01 The No.01 binary output contact (normally open contact, NOC)
02
03
BO_02 The No.02 binary output contact (normally open contact, NOC)
04
05
BO_03 The No.03 binary output contact (normally open contact, NOC)
06
07
BO_04 The No.04 binary output contact (normally open contact, NOC)
08
09
BO_05 The No.05 binary output contact (normally open contact, NOC)
10
11
BO_06 The No.06 binary output contact (normally open contact, NOC)
12
13
BO_07 The No.07 binary output contact (normally open contact, NOC)
14
15
BO_08 The No.08 binary output contact (normally open contact, NOC)
16
17
BO_09 The No.09 binary output contact (normally open contact, NOC)
18
19
BO_10 The No.10 binary output contact (normally open contact, NOC)
20
21
BO_11 The No.11 binary output contact (normally open contact, NOC)
22
23
BO_12 The No.12 binary output contact (normally closed contact, NCC)
24
25
BO_13 The No.13 binary output contact (normally closed contact, NCC)
26
⚫ NR6652A
8 A 26-pin connector is fixed on the binary output module. The NR6652A provides 4 normally open
contacts (NOC, the first 4 contacts) with heavy capacity for controlling the circuit breaker directly,
and provides 4 general normal open contacts (NOC, the last 4 contacts). The terminal definition of
the connector is shown in Figure 8.4-18.
BO _01 01 02
03 04
BO_02 05 06
07 08
BO_03 09 10
11 12
BO _04 13 14
15 16
17 18
BO _05 19 20
BO_06 21 22
BO _07 23 24
BO_08 25 26
01 The No.01 binary output contact with heavy capacity for controlling
02
BO_01
the circuit breaker directly (normally open contact, NOC) 8
03 Blank
04 Blank
05 The No.02 binary output contact with heavy capacity for controlling
BO_02
the circuit breaker directly (normally open contact, NOC)
06
07 Blank
08 Blank
09 The No.03 binary output contact with heavy capacity for controlling
BO_03
the circuit breaker directly (normally open contact, NOC)
10
11 Blank
12 Blank
13 The No.04 binary output contact with heavy capacity for controlling
BO_04
the circuit breaker directly (normally open contact, NOC)
14
15 Blank
16 Blank
17 Blank
18 Blank
19
BO_05 The No.05 binary output contact (normally open contact, NOC)
20
21
BO_06 The No.06 binary output contact (normally open contact, NOC)
22
23
BO_07 The No.07 binary output contact (normally open contact, NOC)
24
25
BO_08 The No.08 binary output contact (normally open contact, NOC)
26
⚫ NR6660A
Two 18-pin connectors are fixed on the binary output module. The NR6660A provides 15 normally
open contacts (NOC) and 2 normally open contacts & normally close contacts (NOC/NCC). The
terminal definition of the connector is shown in Figure 8.4-19.
8
BO_01 01 02
BO _02 03 04
BO_03 05 06
BO _04 07 08
18-pin
BO_05 09 10
BO _06 11 12
BO_07 13 14
BO _08 15 16
BO_09 17 18
BO _10 19 20
BO_11 21 22
BO _12 23 24
BO_13 25 26
BO _14 27 28
18-pin
BO_15 29 30
BO _16 32
31
BO_16 33
BO _17 35
34
BO_17 36
01
02
BO_01 The No.01 binary output contact (normally open contact, NOC)
8
03
BO_02 The No.02 binary output contact (normally open contact, NOC)
04
05
18-pin BO_03 The No.03 binary output contact (normally open contact, NOC)
06
07
BO_04 The No.04 binary output contact (normally open contact, NOC)
08
09
BO_05 The No.05 binary output contact (normally open contact, NOC)
10
11
BO_06 The No.06 binary output contact (normally open contact, NOC)
12
13
BO_07 The No.07 binary output contact (normally open contact, NOC)
14
15
BO_08 The No.08 binary output contact (normally open contact, NOC)
16
17
BO_09 The No.09 binary output contact (normally open contact, NOC)
18
19
BO_10 The No.10 binary output contact (normally open contact, NOC)
20
21
BO_11 The No.11 binary output contact (normally open contact, NOC)
22
23
BO_12 The No.12 binary output contact (normally open contact, NOC)
24
25
BO_13 The No.13 binary output contact (normally open contact, NOC)
26
27
18-pin BO_14 The No.14 binary output contact (normally open contact, NOC)
28
29
BO_15 The No.15 binary output contact (normally open contact, NOC)
8 30
31
The No.16 binary output contact (normally open contact, NOC
32 BO_16
and normally closed contact in parallel)
33
34
The No.17 binary output contact (normally open contact, NOC
35 BO_17
and normally closed contact in parallel)
36
⚫ NR6663A
Two 18-pin connectors are fixed on the binary output module. The NR6663A provides 4 normally
open contacts (NOC, the first 4 contacts) with heavy capacity for controlling the circuit breaker
directly, and provides 4 general normal open contacts (NOC, the last 4 contacts). The terminal
definition of the connector is shown in Figure 8.4-20.
01 19
02 20
03 21
BO_01-1 04 BO_05-1 22
05 23
BO_01-2 06 BO_05-2 24
07 25
BO_02-1 08 BO_06-1 26
09 27
18-pin
18-pin
BO _02-2 10 BO_06-2 28
11 29
BO _03-1 12 BO_07-1 30
13 31
BO_03-2 14 BO_07-2 32
15 33
BO_04-1 16 BO_08-1 34
17 35
BO_04-2 18 BO_08-2 36
02 Blank
03 Blank
NOC)
05 Blank
07 Blank
08~10 BO_02 controlling the circuit breaker directly (normally open contact,
NOC)
09 Blank
11 Blank
The No.03 binary output contact with heavy capacity for
12~14 BO_03 controlling the circuit breaker directly (normally open contact,
NOC)
13 Blank
15 Blank
16~18 BO_04 controlling the circuit breaker directly (normally open contact,
NOC)
17 Blank
19 Blank
20 Blank
21 Blank
22~24 BO_05 The No.05 binary output contact (normally open contact, NOC)
23 Blank
25 Blank
26~28 BO_06 The No.06 binary output contact (normally open contact, NOC)
18-pin
8 27 Blank
Blank
29
30~32 BO_07 The No.07 binary output contact (normally open contact, NOC)
31 Blank
33 Blank
34~36 BO_08 The No.08 binary output contact (normally open contact, NOC)
35 Blank
The binary input and output module, NR6661A as shown in Figure 8.4-21, contains both binary
inputs and contact outputs.
Each IO module is with two 18-pin connectors for 16 binary inputs, 6 normally open contacts (NOC)
and 2 normally open contacts & normally close contacts (NOC/NCC). The 16 binary inputs share
one common negative power input. All binary inputs are configurable. The pickup voltages and
dropout voltages of the binary inputs are settable by the setting [U_Pickup_BI] and [U_Dropoff_BI],
and the range is from 50%Un to 80%Un.
01 BI _01
BO_10 19 20
02 BI_02
03 BI_03 BO _11 21 22
04 BI _04
05 BI_05 BO_12 23 24
06 BI _06
07 BI_07 BO _13 25 26
08 BI_08
BO_14 27 28
09 BI _09
10 BI_10
BO _15 29 30
11 BI _11
12 BI_12 BO_16 32
13 BI_13 31
14 BI _14 BO _16 33
8
15 BI_15
16 BI _16 BO_17 35
34
17 BI_COM
BO _17 36
18 BI_COM
Table 8.4-17 Terminal definition and description of binary input and output module
17
BI_COM The common negative connection of the BI_01 to BI_16
18
19
BO_01 The No.01 binary output contact (normally open contact, NOC)
20
21
BO_02 The No.02 binary output contact (normally open contact, NOC)
8 22
23
BO_03 The No.03 binary output contact (normally open contact, NOC)
24
18-pin 25
BO_04 The No.04 binary output contact (normally open contact, NOC)
26
27
BO_05 The No.05 binary output contact (normally open contact, NOC)
28
29
BO_06 The No.06 binary output contact (normally open contact, NOC)
30
31 BO_07 The No.07 binary output contact (normally open contact, NOC and
33
34
The No.08 binary output contact (normally open contact, NOC and
35 BO_08
normally closed contact, NCC in parallel)
36
9 Settings
Table of Contents
CB2.VoltSel.Opt_CBConfig
DblBusOneCB
3/2BusCB1 NoVoltSel
breaker for double busbar
3/2BusCB1: bus 1 side circuit
9
3/2TieCB breaker for one and a half
3/2BusCB2 breakers
3/2TieCB: line side circuit
breaker for one and a half
breakers
3/2BusCB2: bus 2 side circuit
breaker for one and a half
breakers
9
U_Pickup_BI 50.0%Un~80.0%Un 0.1 % 63.0
voltage of binary input module.
This setting is used to set dropoff
U_Dropoff_BI 50.0%Un~80.0%Un 0.1 % 55.0
voltage of binary input module.
Monitoring window of binary input
Mon_Window_Jitter 0.000~500.000 0.001 s 1
jitter processing
Times threshold to block binary
Num_Blk_Jitter 2~500000 1 10
input status change due to jitter
Blocking window of binary input
Blk_Window_Jitter 0.000~500.000 0.001 s 1
status change due to jitter
Num_Reblk_Jitter 1~500000 1 10 Times threshold to initiate
9 9600
19200 Baud rate of rear RS-
Baud_RS485-2 bps 19200
38400 485 serial port 2.
57600
115200
Communication
address between the
Addr_RS485-1 1~254 1 100 device and the SCADA
or RTU via RS-485
serial port 1.
Addr_RS485-2 1~254 1 100 Communication
9 (Function code:
20).
Disabled: the
device's No.1
network DNP
client can
directly send
Class 1, 2, 3
events to the
master station
spontaneously.
9 DNP client
The master
address of the
Addr_Master_TCP2_DNP 0~65519 1 1
No.2 network
DNP client
The IP address
of the master of
IP_Master_TCP2_DNP 0.0.0.0~255.255.255.255 0.0.0.0 the No.2
network DNP
client
Opt_Map_TCP2_DNP 0~4 1 0 The
En_MsgCtrlUR_TCP2_DNP
Disabled
Enabled
Enabled:
device's
the
No.2
9
Enabled
network DNP
client cannot
send Class 1, 2,
3 events to the
master station
spontaneously
unless the
master station
activate UR
9 The default
class level of the
"Binary Input" of
Class_BI_TCP2_DNP 0~3 1 1
the No.2
network DNP
client
The default
class level of the
Class_AI_TCP2_DNP 0~3 1 2 "Analogue
Input" of the
No.2 network
9 enable/disable
the UR
Disabled (Unsolicited
En_UR_TCP3_DNP Disabled
Enabled Response)
message
function of the
No.3 network
DNP client.
The setting is
Disabled
En_MsgCtrlUR_TCP3_DNP Enabled used to
Enabled
determine the
Opt_Map_TCP4_DNP 0~4 1 0
communication
map of the No.4
9
network DNP
client
The timeout of
the application
t_AppLayer_TCP4_DNP 1~5 1 s 3 layer of the No.4
network DNP
client
The heartbeat
t_KeepAlive_TCP4_DNP 0~7200 1 s 120
time interval of
9 reporting
enabling
by
unsolicited
application
function
(Function code:
20).
Disabled: the
device's No.4
network DNP
client can
DST.MonthInYear_Start
Jun
Jul
1 Mar
It is used to set the start
month of DST.
9
Aug
Sep
Oct
Nov
Dec
1st
2nd It is used to set the start
DST.WeekInMonth_Start 1 1st
3rd week of DST.
4th
9 Friday
Saturday
It is used to set the end
DST.HourInDay_End 0~23 1 9
hour of DST.
1. [Opt_TimeSyn]
There are three selections for clock synchronization of the device, each selection includes different
time clock synchronization signals shown in the following table.
Option Description
IRIG-B: IRIG-B via serial port (RS-485 or TTL level) or BNC port (TTL level)
PPS: Pulse per second (PPS) via serial port (RS-485 or TTL level), BNC port (TTL
Conventional
level) or binary input
IEEE 1588: Clock message based on IEEE 1588 via Ethernet network
SNTP: Unicast (point-to-point) & broadcast SNTP mode via Ethernet network
SAS
Clock messages: IEC 60870-5-103 protocol, Modbus protocol and DNP3.0 protocol
64
FO.BaudRate kbps 2048 Baud rate of optical pilot channel
2048
G.703
FO.Protocol C37.94 It is used to select protocol type, G.703 or C37.94
C37.94
9 distance element
Shift resistance setting of zone 1
21L1.ZG.R_Offset (0.000~4Unn)/In 0.001 Ω 10.000 of phase-to-ground distance
element
Phase shift of zone 1 of phase-to-
21L1.ZG.phi_Shift 0~30 1 ° 0
ground distance element
Time delay of zone 1 of phase-to-
21L1.ZG.t_Op 0.000~10.000 0.001 s 0.200
ground distance element
Enabling/disabling zone 1 of
Disabled
21L1.ZG.En Enabled phase-to-ground distance
Enabled
element
21L1.ZP.phi_Shift 0~30 1 ° 0
Phase shift of zone 1 of phase-to-
phase distance element
9
Time delay of zone 1 of phase-to-
21L1.ZP.t_Op 0.000~10.000 0.001 s 0.200
phase distance element
Disabled Enabling/disabling zone 1 of
21L1.ZP.En Enabled
Enabled phase-to-phase distance element
Enabling/disabling zone 1 of
Disabled
21L1.ZP.En_BlkAR Disabled phase-to-phase distance element
Enabled
operating to block AR
Disabled Enabling/disabling zone 1 of
21L1.ZP.En_NegDir_Blk Enabled
Enabled phase-to-phase distance element
21L3.ZG.En_3I0
Disabled
Enabled
Enabled
phase-to-ground distance
element controlled by residual
9
current fault detector element
Enabling/disabling zone 3 of
phase-to-ground distance
Disabled
21L3.ZG.En_NeuDir_Blk Enabled element blocked by direction
Enabled
control element of earth fault
protection
Enabling/disabling zone 3 of
Disabled
21L3.ZG.En_NegDir_Blk Enabled phase-to-ground distance
Enabled
element blocked by direction
9 21L3.ZP.En_NegDir_Blk
Disabled
Enabled
phase-to-phase distance element
blocked by direction control
Enabled
element of negative-sequence
overcurrent protection
Enabling/disabling phase-to-
Disabled phase load trapezoid
21L3.LoadEnch.ZP.En Enabled
Enabled characteristics for zone 3 of
distance protection
Enabling/disabling fixed
Disabled
21L3.En_ShortDly Disabled accelerate zone 3 of distance
Enabled
protection
9 protection
Enabling/disabling zone 5 of
phase-to-ground distance
Disabled
21L5.ZG.En_NegDir_Blk Enabled element blocked by direction
Enabled
control element of negative-
sequence overcurrent protection
Enabling/disabling phase-to-
Disabled ground load trapezoid
21L5.LoadEnch.ZG.En Enabled
Enabled characteristics for zone 5 of
distance protection
21L5.ZP.RCA 0~45 1 ° 12 Downward offset angle of the
SOTF.Opt_Mode_ManCls
CBPos
ManClsBI/CBPos CBPos
ManClsBI/CBPos: initiated
either input signal of manual closing
by
9
AutoInit or CB position
All AutoInit: initiated by no voltage
detection
All: initiated by both binary input
and no voltage detection
9 overcurrent
protection
The maximum
boundary in reverse
50/51P.DIR.phi_Max_Rev 10~90 1 ° 90 direction of phase
overcurrent
protection
U2 The voltage
Upp polarization mode of
50/51P.DIR.Opt_PolarizedVolt Upp
Up direction control
U1 element
9 element
Enabling/disabling
Disabled stage 1 of phase
50/51P1.En Enabled
Enabled overcurrent
protection
Enabling/disabling
stage 1 of phase
Trp overcurrent
50/51P1.Opt_Trp/Alm Trp
Alm protection operate to
trip or alarm
Trp: for tripping
9 Enabling/disabling
stage 2 of phase
Disabled overcurrent
50/51P2.En_Volt_Blk Disabled
Enabled protection controlled
by voltage control
element
The option direction
Non_Directional characteristic for
50/51P2.Opt_Dir Forward Non_Directional stage 2 of phase
Reverse overcurrent
protection
9 overcurrent
protection
The constant “K” for
stage 3 of
customized inverse-
50/51P3.K 0.0010~120.0000 0.0001 0.1400
time phase
overcurrent
protection
The constant “α” for
50/51P3.Alpha 0.0100~3.0000 0.0001 0.0200 stage 3 of
customized inverse-
9 IDMT characteristics
DefTime: definite-
time dropout
characteristics
IDMT: inverse-time
dropout
characteristics
Time multiplier
setting for stage 4 of
50/51P4.TMS 0.040~20.000 0.001 1.000
inverse-time phase
overcurrent
9 stage 6 of phase
overcurrent
protection operate to
Trp
50/51P6.Opt_Trp/Alm Trp trip or alarm
Alm
Trp: for tripping
purpose
Alm: for alarm
purpose
ANSIE The option of
50/51P6.Opt_Curve ANSIV IECDefTime operating
ANSIN characteristics curve
Inst
Inst:
dropout
instantaneous
9
50/51G3.Opt_Curve_DropOut DefTime Inst
characteristics
IDMT
DefTime: definite-
time dropout
characteristics
IDMT: inverse-time
dropout
characteristics
Time multiplier
50/51G3.TMS 0.040~20.000 0.001 1.000
setting for stage 3 of
9 Non_Directional
The option direction
characteristic for
50/51G4.Opt_Dir Forward Non_Directional
stage 4 of earth fault
Reverse
protection
Enabling/disabling
stage 4 of earth fault
Disabled
50/51G4.En_Hm_Blk Disabled protection controlled
Enabled
by harmonic control
element
Disabled Enabling/disabling
50/51G4.En Enabled
Enabled stage 4 of earth fault
9 Enabling/disabling
stage 6 of earth fault
Disabled
50/51G6.En_Hm_Blk Disabled protection controlled
Enabled
by harmonic control
element
Enabling/disabling
Disabled
50/51G6.En Enabled stage 6 of earth fault
Enabled
protection
Enabling/disabling
Trp
50/51G6.Opt_Trp/Alm Trp stage 6 of earth fault
Alm
protection operate to
Disabled
overcurrent protection
is blocked by VT
9
50/51Q.En_VTS_Blk Disabled
Enabled circuit failure when VT
circuit supervision is
enabled and VT
circuit fails
The negative-
sequence current
50/51Q1.I2_Set (0.050~40.000)×In 0.001 A 15.000 setting for stage 1 of
negative-sequence
overcurrent protection
9 ANSILTV
ANSILT
operating
characteristics curve
50/51Q1.Opt_Curve IECDefTime
IECN for stage 1 of
IECV negative-sequence
IECI overcurrent protection
IECE
IECST
IECLT
IECDefTime
UserDefine
50/51Q1.Opt_Curve_DropOut Inst Inst The option of dropout
9 ANSILTE
ANSILTV
The
operating
option of
9 InvTime_U protection
The option of dropout
characteristics curve for stage
1 of phase overvoltage
Inst protection
59P1.Opt_Curve_DropOut Inst
DefTime Inst: instantaneous dropout
characteristics
DefTime: definite-time
dropout characteristics
Time multiplier setting for
59P1.TMS 0.040~20.000 0.001 1.000
stage 1 of inverse-time phase
59Q1.Opt_Trp/Alm
Trp
Trp
sequence overvoltage protection operate to
trip or alarm
9
Alm
Trp: for tripping purpose
Alm: for alarm purpose
The voltage setting for stage 2 of negative-
59Q2.U2_Set 2.000~100.000 0.001 V 15.000
sequence overvoltage protection
The dropout coefficient for stage 2 of
59Q2.K_DropOut 0.930~1.000 0.001 0.980
negative-sequence overvoltage protection
The operating time delay for stage 2 of
59Q2.t_Op 0.100~100.000 0.001 s 1.000
negative-sequence overvoltage protection
27P1.Opt_Curve_DropOut
Inst
DefTime
Inst
protection
Inst: instantaneous dropout
9
characteristics
DefTime: definite-time
dropout characteristics
Time multiplier setting for
27P1.TMS 0.040~20.000 0.001 1.000 stage 1 of inverse-time phase
undervoltage protection
The minimum operating time
27P1.tmin 0.030~10.000 0.001 s 0.030 for stage 1 of inverse-time
phase undervoltage
9 27P2.Opt_LogicMode CBPos
CurrOrCBPos
Curr auxiliary contact
CurrOrCBPos: check current
CurrAndCBPos condition or normally open
auxiliary contact
CurrAndCBPos: check
current condition and
normally open auxiliary
contact
The voltage setting for stage
27P2.U_Set 5.000~120.000 0.001 V 80.000 2 of phase undervoltage
protection
9
Trp: for tripping purpose
Alm: for alarm purpose
The frequency setting for stage 2 of
81U2.f_Set 45.000~60.000 0.001 Hz 48.000
underfrequency protection
The time delay for stage 2 of underfrequency
81U2.t_Op 0.000~100.000 0.001 s 0.300
protection
Disabled Enabling/disabling stage 2 of
81U2.En Enabled
Enabled underfrequency protection
46BC.En
Disabled
Enabled
Enabled
Enabling/disabling
protection
broken conductor
9
Enabling/disabling broken conductor
Trp protection operate to trip or alarm
46BC.Opt_Trp/Alm Trp
Alm Trp: for tripping purpose
Alm: for alarm purpose
9 CBx.50F.En_3I0
Disabled
Enabled
- Disabled
Enabling/disabling residual current criterion
for flashover protection
Disabled Enabling/disabling negative-sequence
CBx.50F.En_I2 - Enabled
Enabled current criterion for flashover protection
Enabling/disabling auto-
Disabled
CBx.79.En_AddDly Disabled reclosing with an additional dead
Enabled
time delay
Enabling/disabling confirm
Disabled
CBx.79.En_FailCheck Disabled whether AR is successful by
Enabled
checking CB state
Enabling/disabling auto-
Disabled reclosing blocked when a fault
CBx.79.En_PDF_Blk Disabled
Enabled occurs under pole disagreement
condition
Disabled Enabling/disabling adjust the
CBx.79.En_CutPulse Disabled
Enabled length of reclosing pulse
CBx.79.En
Disabled
Enabled
Enabling/disabling auto- 9
Enabled reclosing
Enabling/disabling AR by
external input signal besides
Setting logic setting [CBx.79.En]
CBx.79.Opt_Enable Setting
Setting&Config Setting: only the setting
Setting&Config: the setting and
configuration signal
Disabled Enabling/disabling AR be
CBx.79.En_CBInit Disabled
Enabled initiated by open state of circuit
9.3.4 Control
Access path: MainMenuSettingsMeas Control SettingsControl Settings
This device displays the energy metering data of one object. Thus, for an
application with multiple circuit breakers, for instance, one-and-half
breakers arrangement, these two settings should be set according to the
appointed object.
9 UDP", "Commanded-
UDP" or "TCP-UDP", the
setting is valid.
Source IP address when
the communication
between the PMU and
PDC01 is through UDP
PDC01.IP_MulticastSrc 0.0.0.0~255.255.255.255 198.120.0.1
protocol and multicast
mode.
When the setting
[PDC01.Opt_Protocol] is
9
configuration frame,
command frame, and
UDP for the transmission
of data frame.
Commanded-UDP:
Commanded-mode UDP
for the transmission of
configuration frame,
command frame and
data frame. Commands
can be sent in UDP
9 the communication
between the PMU and
PDC02 is through UDP
protocol and multicast
mode.
PDC02.IP_MulticastSrc 0.0.0.0~255.255.255.255 198.120.0.1
When the setting
[PDC01.Opt_Protocol] is
set as "Spontaneous-
UDP", "Commanded-
UDP" or "TCP-UDP",
and the setting
9
Commanded-UDP:
Commanded-mode UDP
for the transmission of
configuration frame,
command frame and
data frame. Commands
can be sent in UDP
frames. This device only
sends data when a client
requests it.
PDC02.Opt_UDP Unicast Multicast Option of UDP broadcast
9 mode.
When the setting
PDC03.IP_MulticastSrc 0.0.0.0~255.255.255.255 198.120.0.1 [PDC01.Opt_Protocol] is
set as "Spontaneous-
UDP", "Commanded-
UDP" or "TCP-UDP",
and the setting
[PDC01.Opt_UDP] is set
as "Multicast", the
setting is valid.
PDC03.Opt_Protocol None None PDC03 communication
9 UDP",
UDP"
"Commanded-
or "TCP-UDP",
and the setting
[PDC01.Opt_UDP] is set
as "Multicast", the
setting is valid.
None PDC04 communication
TCP protocol
PDC04.Opt_Protocol Spontaneous-UDP None None: communication
TCP-UDP protocol is null, the
Commanded-UDP communication between
These settings will be invisible unless the following operations are executed.
2. Instantiate the logic symbol of logic link for GOOSE sending. PCS-
Studio provides configurable logic symbols of logic link for sending
(single input or multiple input). The corresponding setting item (GOOSE
sending link) can be automatically added to "GOOSE Send Links"
when each adding a logic symbol, and its name can be defined by
editing the "English Description". Please refer to "Logic Symbols in
Application Manual"
**.GLink_Send
Disabled
Enabled
Enabling/disabling GOOSE sending, ** 9
Enabled is the user-defined description.
Appendix A Glossary
The abbreviations adopted in this manual are listed as below.
BFP Breaker failure protection DNP Distributed Network Protocol as per IEEE
Std 1815-2012 A
BI Binary Input
DPFC Deviation of Power Frequency
DTT Direct Transfer Trip Scheme IEC 61850 International standard for consistent
communication in substations. This standard
E defines the communication amongst devices in
substations and the related system
EHV Extra High Voltage requirements.
G L
G.703 Electrical and functional description for LAN Local Area Network
digital lines used by local telephone companies.
LCD Liquid Crystal Display
Can be transported over balanced and
unbalanced lines LED Light-emitting Diode
HV High-voltage
O
RedBox Reduncancy box, used for the STP Rapid Spanning Tree Protocol
redundant connection of devices with only one
interface to both the LAN A and the LAN B PRP T
network
TCS Trip Circuit Supervision
RMS Root Mean Square
TCP/IP Transmission Control Protocol over
RSTP Rapid Spanning Tree Protocol
Internet Protocol
RTD Resistance Temperature Detector
U
RTU Remote Terminal Unit
A list of function numbers used to represent electrical protection and control element. The device
function numbers used in this manual include the following:
These numbers are frequently used within a suffix letter to further designate their application. The
suffix letters used in this instruction manual include the following: