0% found this document useful (0 votes)
23 views3 pages

CMOS Current Mirror Design Manual

Practical

Uploaded by

Bhavesh Somani
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
23 views3 pages

CMOS Current Mirror Design Manual

Practical

Uploaded by

Bhavesh Somani
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Manual of current mirror using CMOS technology

EXPERIMENT NO.:-6

AIM: - Design a current mirror using CMOS technology.

HARDWARE USED: - Computer

SOFTWARE USED:- Tanner EDA

BASIC CIRCUIT:-

Figure:1 Current mirror

INTRODUCTION:-

This is a current mirror, a device that uses the current in one half of the circuit to control the
current flow in the other half. The current is the same in both halves. The switch on the left
changes the current flow in the left half, which is mirrored in the right half. The switch on
the right causes the resistor to be bypassed, but the current mirror ensures that
If the left MOSFET is in saturation mode, its current is determined only by the gate-source
voltage. The left MOSFET has its gate and drain tied together, so the drain voltage
determines the current. The right MOSFET has the same gate-source voltage, so the current
must be the same, as long as it is in saturation mode.

Department of Electronics and Comm.Enggneering.SDITS, Khandwa Page 1


Manual of current mirror using CMOS technology

SCHEMATIC FOR CURRENT MIRROR:-

Figure:2 design a current mirror

T-SPICE CODE:-

 SPICE netlist written by S-Edit Win32 Demo 9.12


 Written on Jan 28, 2013at 23:47:31

 Waveform probing commands

.probe
 .options probefilename="sedit.dat"
 + probesdbfile="currentmirror.sdb"
 + probetopmodule="Module0"

 Main circuit: Module0


 M1 a a Gnd N4 NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
 M2 b a Gnd N7 NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
 i3 Vdd a pulse(0.0 1ma 0 10n 10n 100n 200n)
 v4 Vdd Gnd 5.0
 v5 b Gnd 2.0

 .include "E:\T-Spice\models\ml5_20.md"
 .tran 50n 200n start=0

 .print tran i(m1,a) i(m2,b)


 End of main circuit: Module0

Department of Electronics and Comm.Enggneering.SDITS, Khandwa Page 2


Manual of current mirror using CMOS technology

W –EDIT WAVEFORM VIEWER:-

Figure: 3 Simulation of current mirror

Department of Electronics and Comm.Enggneering.SDITS, Khandwa Page 3

You might also like