Scribd
Upload
37 views1 page

System Verilog VLSI Verification Course

The document outlines a 60-hour training program on verification using System Verilog, aimed at B.E, B. Tech, M.E, and M. Tech graduates. It covers various topics including System Verilog programming, data types, OOP concepts, and verification environments, with practical applications on platforms like Xilinx ISE/Vivado and FPGA boards. The program includes modules on SV verification of digital controllers and protocols such as UART, SPI, I2C, and AXI4.

Uploaded by

Harsha G H
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
37 views1 page

System Verilog VLSI Verification Course

The document outlines a 60-hour training program on verification using System Verilog, aimed at B.E, B. Tech, M.E, and M. Tech graduates. It covers various topics including System Verilog programming, data types, OOP concepts, and verification environments, with practical applications on platforms like Xilinx ISE/Vivado and FPGA boards. The program includes modules on SV verification of digital controllers and protocols such as UART, SPI, I2C, and AXI4.

Uploaded by

Harsha G H
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd

Verification using System Verilog

Duration – 60 Hrs
Eligibility – B.E, B. Tech, M.E, M. Tech.
Project stream:
Modules  SV Verification of Digital Controller/CPU
Core/Protocols such as UART, SPI, I2C, AXI4
.
VLSI Verification Specialization
 System Verilog Programming (7th Semester) Platform:
 XILINX ISE/VIVADO
 Questasim/EDA Playground
 Spartan 6 FPGA Board
 Artix7 FPGA Board
VLSI Verification Specialization
Design and Verification using System Verilog
Introduction of System Verilog, Need of Environment of Verification Data types -2satete, 4 state, enum ,
system Verilog string, structure, union, class
Array- Fixed array- packed and unpacked Dynamic Array, Associative array Queues
array
Process: - Fork-join, Fork-join any, Fork- OOPS- Inheritance, Polymorphism, Data Class- Deep copy, shallow copy,
join none, Wait-fork hiding, Encapsulation Overriding class, Coverage: Functional
Coverage, Cross coverage.
Explanation of assertion with example Explanation of coverage with example Working on verification environment

CRANES VARSITY (A Division of CSIL) St.Marks Road, Bangalore Ph: 080-6764 4800/4848 ( www.cranesvarsity.com )

You might also like