Scribd Logo
Upload

Welcome to Scribd!

  • PIN Diagram: Port A Port B Port C Port D Port E Power Pins Oscillator Pins

    Uploaded by

    Garry Manocha
    13 views14 pages
    PIC Architecture

    Original Title

    PIC Architecture

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    PIC Architecture

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    13 views14 pages

    PIN Diagram: Port A Port B Port C Port D Port E Power Pins Oscillator Pins

    Uploaded by

    Garry Manocha
    PIC Architecture

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 14

    PIN DIAGRAM

    PORT A
    PORT B PORT C PORT D POWER PINS Oscillator Pins Master Clear

    PORT E

    40 PIN DUAL IN-LINE PACKAGING

    PIC 16F877

    ARCHITEC TURE

    HARWARD ARCHITECTURE (RISC)

    PROM

    CPU

    RAM

    PROM

    CPU

    RAM

    INSTRUCTION DECODER AND CONTROLLER

    ALU

    PC PROM RAM

    INSTRUCTION DECODER AND CONTROLLER

    ALU

    PC PROM RAM

    INSTRUCTION REGISTER DECODER AND CONTROLLER

    ALU

    PC PROM RAM

    INSTRUCTION REGISTER

    ALU

    INSTRUCTION DECODER AND CONTROLLER

    ALU

    PC PROM RAM

    ADDRESS MULTIPLEXER

    INSTRUCTION REGISTER

    FSR

    INSTRUCTION DECODER AND CONTROLLER

    ALU

    PC PROM RAM

    ADDRESS MULTIPLEXER

    INSTRUCTION REGISTER

    FSR

    INSTRUCTION DECODER AND CONTROLLER

    ALU ALU

    PC PROM RAM

    ADDRESS MULTIPLEXER

    INSTRUCTION REGISTER

    FSR
    MUX
    INSTRUCTION DECODER AND CONTROLLER

    ALU
    W REG

    PC
    PROM RAM
    ADDRESS MULTIPLEXER INSTRUCTION REGISTER

    FSR

    INSTRUCTION DECODER AND CONTROLLER

    VDD, VSS MCLR

    MUX
    ALU W REG

    OSC
    OSC1 OSC2

    TIMING GENERATION

    T0

    T1

    T2

    10 bit ADC Parallel Slave Port

    Data EEPROM

    CCP1,2

    Sync SP

    USART

    PC
    PROM RAM
    ADDRESS MULTIPLEXER INSTRUCTION REGISTER

    FSR

    INSTRUCTION DECODER AND CONTROLLER

    VDD, VSS MCLR

    MUX
    ALU W REG

    OSC
    OSC1 OSC2

    TIMING GENERATION

    T0

    T1

    T2

    10 bit ADC Parallel Slave Port

    Data EEPROM

    CCP1,2

    Sync SP

    USART

    SFRs IN PIC

    SPECIAL FUNCTION REGISTERS

    You might also like