Professional Documents
Culture Documents
Combinational Logic With MSI and LSI: Basic Device (Diode, Resistor, Transistor Etc) SSI MSI
Combinational Logic With MSI and LSI: Basic Device (Diode, Resistor, Transistor Etc) SSI MSI
SSI
MSI
ULSI
VLSI
LSI
Ai
Bi
Ci+1
Full Adder
Ci
Si
Initial Carry
Problem 5-1: Design an excess-3 to BCD code converter using a 4-bit full adder MSI circuit?
Carry Propagation
generate delay C4 If C1 propagation for each after passing 2X3=8 gate is 10 ns, total delay = 8X10 gates = 80 ns Ci generate Ci+1 after passing 2 gates For an N bit parallel adder, propagation delay= 2N X delay for each gate
Carry Propagate
Carry Generate
Ci+1 = Gi+PiCi
C2 = G1+P1C1 C3 = G2+P2C2 = G2+P2 (G1+P1C1) = G2+P2G1+ P2 P1C1 C4 = G3+P3C3 = G3+P3 (G2+P2G1+ P2 P1C1) = G3+P3G2+ P3 P2G1+ P3 P2 P1 C1
C2 = G1+P1C1 C3 = G2+P2C2 = G2+P2 (G1+P1C1) = G2+P2G1+ P2 P1C1 C4 = G3+P3C3 = G3+P3 (G2+P2G1+ P2 P1C1) = G3+P3G2+ P3 P2G1+ P3 P2 P1 C1
Binary Sum
Adder Circuit
Display
For 0 to 9 Binary sum If k=1, BCD sum = and BCD sum is same Binary sum +6
OR,If Z8 X Z4 =1, BCD sum = Binary sum +6 OR,If Z8 X Z2 =1, BCD sum = Binary sum +6