Professional Documents
Culture Documents
Design and Implementation of A Pipelined Datapath For High-Speed Face Detection Using FPGA
Design and Implementation of A Pipelined Datapath For High-Speed Face Detection Using FPGA
Abstract
This paper presents design and implementation of a pipelined datapath for real-time face detection using cascades of boosted classifiers. We propose following methods: symmetric image downscaling, classifier sharing, and cascade merging, to achieve the desired processing speed and area efficiency. First, an image pyramid with 16 levels is generated from the input image to simultaneously detect faces with different scales. The downscaled images are then transferred to the first stage of the cascade that is shared between the corresponding image pairs based on the pixel validity of the symmetric image pyramid. The last method exploits the different hit ratios of the cascade stages. We use a tree-structured cascade of classifiers since most of the nonface elements are eliminated during the early stages of the classifier. The use of a synthesis tool confirms that the proposed design reduces resource utilization by one-eighth without accuracy loss, compared to the fully parallelized implementation of the same algorithm.
Aim
To Design and Implement a Pipelined Data path for High-Speed Face Detection system
Objective
The objectives of this works are, 1. Design and Implement a Pipelined Data path for High-Speed Face Detection system using VHDL. 2. Functional verification of the above design 3. Result analysis in terms of a. Area b. Power
Tools to be used:
For functional simulation For synthesis and implementation Mentor Graphics ModelSim 6.5 or later Xilinx Incs Xilinx ISE 13.1or later version
HDL to be used:
VHDL/Verilog HDL