Scribd Logo
Upload

Welcome to Scribd!

  • Iteration 0: Concept Diagram

    Uploaded by

    r0dx
    9 views4 pages
    The document describes two iterations of a concept diagram. Iteration 0 shows a band limit filter connecting to a single ended to differential driver clock source, feeding into a high speed ADC and buffer SDRAM, with an FPGA receiving power from a power source PHY. Iteration 1 switches to a bus based design, with the band limit filter connecting to differential amplifiers, an ADC plugin, and ADC feeding a serializer, with a clock manager, bus interface, power source, and deserializer connecting to RAM, PHY, JTAG and an FPGA.

    Original Description:

    Original Title

    Iteration 1

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document describes two iterations of a concept diagram. Iteration 0 shows a band limit filter connecting to a single ended to differential driver clock source, feeding into a high speed ADC and buffer SDRAM, with an FPGA receiving power from a power source PHY. Iteration 1 switches to a bus based design, with the band limit filter connecting to differential amplifiers, an ADC plugin, and ADC feeding a serializer, with a clock manager, bus interface, power source, and deserializer connecting to RAM, PHY, JTAG and an FPGA.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    9 views4 pages

    Iteration 0: Concept Diagram

    Uploaded by

    r0dx
    The document describes two iterations of a concept diagram. Iteration 0 shows a band limit filter connecting to a single ended to differential driver clock source, feeding into a high speed ADC and buffer SDRAM, with an FPGA receiving power from a power source PHY. Iteration 1 switches to a bus based design, with the band limit filter connecting to differential amplifiers, an ADC plugin, and ADC feeding a serializer, with a clock manager, bus interface, power source, and deserializer connecting to RAM, PHY, JTAG and an FPGA.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 4

    Iteration 0

    Concept Diagram

    Band Limit Filter

    Single Ended to Differential Driver Clock Source

    High Speed ADC

    Buffer SDRAM

    FPGA

    POWER SOURCE PHY

    Iteration 1
    Bus based Design

    Band Limit Filter

    Power Divider Diff. Amplifier A DA C DA C D P C l P u l P g u l i g u n i g n i n

    A D C P L U G I N

    ADC

    Serializer

    Clock Manager

    Bus Interface

    Power Source

    Deserializer
    R A M P H Y JTAG

    FPGA

    You might also like