Professional Documents
Culture Documents
Chapters1 2
Chapters1 2
!
"
#
$
%
& & ' (
&
)%$
*
+
* +
,-.
/
0 ! &
/
1
&
2
0
&
-
.
0
!
"
!
" #
$
"
"
"
%
&! # ' " %
( )" ! "
"
(
*"
+
,
-
"
! .
,
/, 0
1
0 2 /
$
!
5
)
%0
E 3.
, $
8 "
, 2
%
9DD:
$
&
!
"
#
5
()
* + $
( +
,
( +
,
+
(
( ,
( (
-
$ /
(
-
0 1
2
304
*
(
$
+
(
2 +
(
3
+ $
( +
3
0 ( /
+
26
, 3
!
"
#
%
'
!
"
#
#
.
%
%
'
!
"
5
%
%
#
5
%
!'
!
!
"
#
!
%&
%&
'(
'
'
+ ,
!
+" -
! '
+ ! .
!
+ / #
$ %
.
$
$
)
*
+
*
+0
+0
+
+
+
+
+
++
+$
$"
$"
$"
$"
$
$
$
$
$
$
$
$
$+
$+
$)
)0
)
)
)
!
"
$ % &'
(
$ "
$ )
$
'
(
* +'
* ,
* ) -
.
/
0
'
(
#
#
!
*
*
#
!
#
$
*
*
!#
!
!
!!
!
!
!
$
$
$
$
$*
$*
$
!""
#$
%&
'
%&
' (
&
%&
*
' %&
&
%&
# #
,
%&
)
-"
) .
, /
)
-"
)
%
%&
'
0 -"
%&
!
-
(
-& 0
"
%&
1'23
0
4
4
'
4
/
,
&
0
4
+ #$
-&
+ %'' #$
+ % .! 4
+ -%//. 4
4'&
&
+ 5
2 '
&
'
+ 5
26
0
'&
+ 4'&
+ 7(# ,& '
+ 7(# ,& '
'8'
+ 7(# ,& '
+
,
0
$6
+ 4
0
03 %9 '
"
+
" '
+ 4
+ '& '
+
0
+ ) 5
:
+
,
0
$6
+ ;<
2
-
)
)
)
+
+
+
+
+
+
+)
+
++
+
+
+
)
)
!
" !
# !$
% &'
.
%
(
(
*!
+ #!
$ ''!
'
!
+"
' '
.
.
!
"
# $
% &
'
(
)
*
'
+
%
# , -
.&
/
%
&
%&
'
!
!
"
#$% &'%(
)
)
!
*
+
& !
,
-.
/
#$01( #$23(
4
)
!
5
!
6 /!5
7
- 89 #&&%(.
!
$ /
#'3 '< &$1(
)
#3(
!
"
" !
#
$
%
&
%
#
'
%
$
& ()* +,-.
"
/
!
! !
!
!
$
$
!
(01.
$
%
(*.
2! !
$
$
& $
$
3
4
$
5
62
7
$
!
!
$
!
!
"38 955 (-:. 9$5
$ 5
!
$
3$
!
#
()
#
#*
# # +
+
)
)
,
) )
-
)
+
) . #/ .
)
)
,
)
0% %%% %1%!
2
+
#
+
#
)
3#3
,
* #
)
#
)
+
4 5 %% 6 ,
7
8 )
#
#
)
3
,
4
. #/
"
!
#
"
! !
#
& ((
"
!
"
"
(
)
)
"
#$# ##
*+
)
,
)
-
.
/
)
*$
&
### 0 #0 )
) 1
2
#3*
)
/
"
(
4
5 3#
6
78
"
"
&
&
!
"
'
"
"
()
"
"
"
"
*
"
Register
Comb. logic
Controller
Register
Register
Controller
Comb. logic
Controller
Comb. logic
Register
Comb. logic
Controller
Register
Comb. logic
Controller
!
"
#
%
&'(!
!
""#
"$$% &
&
'
(
)
*$
!
*++%
2
"#
#*%
9
! &
$' "
( ) "
,
" %
" 5
"
" (
$
!"#
$
%
& (
)
*
$
)
)
+, ,-#
$
0
$
$
1
%
2 &
3
(
$%
' (
$
1
3
( $4'
(
!
"##$%
!
&
' (
)
*)
+
,
'/0
1
! -
#2.
Data
Transceiver
dsr
lds
Device
dsr
dsw
dtack
VME Bus
Controller
lds
d
ldtack
dtack
ldtack
!
" #
" # $
%
!
&
%
"
#
&
%'
!
&
-./
0
)
&
1
&
&
%
%
%
)
lds+
dsr+
ldtack+
ldtack-
d+
dtack-
dtack+
lds-
dsr-
d-
$
%
dtack-
dtack-
dtack-
Read cycle
Write cycle
dsr+
dsw+
dsr+
dsw+
lds+
d+
lds+/1
d+/2
lds+
ldtack+/1
ldtack+
d+/1
d-
dtack+1
dsr-
dtack+
dsr-
dtack+/2
d-
dsw-
d-/1
dsw-
ldtack+
ldtack-
ldtack-
d+
dtack+1
lds-
lds-
ldtack-
lds+/2
ldtack+/2
lds-
d-/2
!
"
#
$
%
&
'
$
$
$
$
$
c
b
d
b
b
d
(a)
c
b
c
(b)
dsr+
lds+
ldtack-
dtackldtack-
dsr+
ldtack+
lds-
ldtack-
dtacklds-
lds-
dtack-
dsr+
d+
d-
dtack+
dsr-
dsr+
dtack-
dsr+
10000
dtack00000
LDS=0
lds+
ldtackdsr+
ldtack+
lds-
ldtackdtacklds-
dsr+
ldtack-
lds+
10001
lds-
dtack-
ldtack+
ldtack-
ldtack-
dsr+
00100
lds-
lds-
dtack+
LDS=1
d-
01101
d-
dtack+
10111
01100
00101
d+
dsr-
ldtack-
lds-
dtack-
dsr+
10101
10101
d+
dtack-
10100
01000
dsr11111
01111
!"
# $
%
&
'
( )
)
*
+ )
$
$
$
dsr+
ER(lds+) 10000
lds+
10001
ldtack+
dtack00000
ldtackdsr+
dtack00100
lds-
lds-
01100
01101
00101
10101
d+
ER(lds-)
d-
dtack+
10111
ldtack-
lds-
dtack-
dsr+
10101
QR(lds-)
ldtack-
10100
01000
dsr11111
01111
QR(lds+)
! !
"
# # $%%
# # %%
## $%%
&
## %%
'
$
( )*
+
# $% # %
# % # $%
'
&
!
!
!
"
#
$
%
&!
dsr,dtack
dsr,dtack
lds=0
00
01
11
10
00
01
11
10
ldtack,d
lds=1
00
01
11
10
00
01
11
10
1
1
0
ldtack,d
CSC conflict
!" ! !#
& '7
89:
%
;
& '7
< =
>
& '!"
=
csc+
csc+
lds+
dsr+
ldtack+
ldtack-
dsr+
100000
000000
lds+
ldtack-
ldtack-
dsr+
100011
d+
ldtack+
dtack-
dtack+
dtack-
100001
dtack-
101000
001000
lds-
lds-
010000
ldtack011000
lds-
lds-
d+
d-
dtack+
csc-
101111
011010
001010
101010
dsr-
dtack-
dsr+
101011
dsr111111
csc-
011110
011111
d-
dtack
dsr
d
lds
csc
ldtack
!
"
#
"
$
%
$
&
'
(
!
%
"
)
! !
" #$%
#
&
" #$$ !
'
!
!
(
!
!
dtack
lds
dsr
x
csc
ldtack
)
!
$
% ) !
!
*
! "
"
$
csc+
lds+
dsr+
ldtack+
map+
dtack
lds
d+
ldtackdtack-
dtack+
dsr
csc
dsrlds-
map
ldtack
csc-
map-
d-
!
" !
"
dsr+
ldtack+
ldtack-
lds+
10001
d+
dtack+
dsr+
dtack111111
000000
11
00
0010100
11
00100
lds-
lds-
11
00
00
11
10101
ldtack01100
01101
00101
d-
dtack+
10111
01000
lds-
dtack-
dsr+
d+
d-
ldtack-
lds10101
dsr-
dtack00000
ldtack-
ldtack+
dtack-
dsr+
10000
lds+
dsr11111
01111
dtack
lds
dsr
ldtack
!
"
!
#
$
% "
&
'
!
'
% ()* +
"
!
!
'
STG
State space
analysis SG
State
Boolean
encoding SG with minimization Boolean
CSC
equations
Logic
decomposition
Gate
netlist