Professional Documents
Culture Documents
Fpga
Fpga
Synthesis Report
TABLE OF CONTENTS
1) Synthesis Options Summary
2) HDL Compilation
3) HDL Analysis
4) HDL Synthesis
4.1) HDL Synthesis Report
5) Low Level Synthesis
6) Final Report
=========================================================================
*
=========================================================================
---- Source Parameters
Input File Name
Input Format
: compare.prj
: VHDL
: compare
Output Format
: NGC
Target Device
: xc9500
: compare
: YES
: Auto
Mux Extraction
Resource Sharing
: YES
: YES
: YES
: YES
: YES
XOR Preserve
: YES
: Speed
:1
: YES
RTL Output
: Yes
Hierarchy Separator
:_
Bus Delimiter
: <>
Case Specifier
: lower
: NO
: NO
=========================================================================
=========================================================================
*
HDL Compilation
=========================================================================
Compiling vhdl file C:/Xilinx/bin/shifrt/4bitcomparator.vhd in Library work.
Entity <compare> (Architecture <behavioral>) compiled.
=========================================================================
HDL Analysis
=========================================================================
=========================================================================
*
HDL Synthesis
=========================================================================
=========================================================================
HDL Synthesis Report
Macro Statistics
# Comparators
:2
:1
:1
=========================================================================
=========================================================================
*
=========================================================================
Library "C:/Xilinx/xc9500/data/lib.xst" Consulted
Library "C:/Xilinx/data/librtl.xst" Consulted
=========================================================================
*
Final Report
=========================================================================
Final Results
RTL Top Level Output File Name
Top Level Output File Name
Output Format
Optimization Criterion
Keep Hierarchy
: compare.ngr
: compare
: NGC
: Speed
: YES
Macro Generator
: macro+
Target Technology
: xc9500
Macro Preserve
: YES
XOR Preserve
wysiwyg
: YES
: NO
Design Statistics
# IOs
: 11
Macro Statistics :
# Xors
#
1-bit xor2
:6
:6
Cell Usage :
# BELS
: 43
AND2
: 12
AND3
:2
INV
: 17
OR2
:6
XOR2
:6
# IO Buffers
#
IBUF
OBUF
: 11
:8
:3
=========================================================================
CPU : 5.39 / 8.97 s | Elapsed : 5.00 / 7.00 s
VHDL Code
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--architecture of entity
architecture Behavioral of compare is
begin
process(num1,num2)
begin -- process starts with a 'begin' statement
if (num1 > num2 ) then --checking whether num1 is greater than num2
less <= '0';
elsif (num1 < num2) then --checking whether num1 is less than num2
less <= '1';
equal <= '0';
greater <= '0';
else
end Behavioral;
Conclusion: The vhdl code for 4 bit magnitude comparator was successfully simulated, executed and
run on CPLD XC9536