Scribd Logo
Upload

Welcome to Scribd!

  • Ubc. Diagrama de Tiempos.: CPX Cix X0 X1 X2 X3 Cout Sum

    Uploaded by

    Bruno Luis Villarroel Dávalos
    4 views2 pages
    The document contains a diagram of timing for a digital circuit. It shows the inputs and outputs of multiple logic gates including AND, OR, XOR and full adders connected in stages. The gates are used to create a 4-bit universal binary counter circuit that takes in 4-bit inputs X0-X3 and Y0-Y3 and outputs the sum and carry outputs.

    Original Description:

    Original Title

    Ubc

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document contains a diagram of timing for a digital circuit. It shows the inputs and outputs of multiple logic gates including AND, OR, XOR and full adders connected in stages. The gates are used to create a 4-bit universal binary counter circuit that takes in 4-bit inputs X0-X3 and Y0-Y3 and outputs the sum and carry outputs.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    4 views2 pages

    Ubc. Diagrama de Tiempos.: CPX Cix X0 X1 X2 X3 Cout Sum

    Uploaded by

    Bruno Luis Villarroel Dávalos
    The document contains a diagram of timing for a digital circuit. It shows the inputs and outputs of multiple logic gates including AND, OR, XOR and full adders connected in stages. The gates are used to create a 4-bit universal binary counter circuit that takes in 4-bit inputs X0-X3 and Y0-Y3 and outputs the sum and carry outputs.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 2

    UBC. DIAGRAMA DE TIEMPOS.

    cpx
    X0 X1 X2 X3
    INPUT VCC INPUT VCC INPUT VCC INPUT VCC

    cix ocpx0 ocpx1 ocpx2 ocpx3 inx0 inx1 inx2 inx3 cix
    inst2

    X0 X1 X2 X3 CPX
    inst

    OUTx0 OUTx01 OUTx2 OUTx03

    sum cout x0 x1 x2 x3 FULL ADDER y0 y1 y2 y3 cin


    inst4
    OUTPUT

    cout

    S0 S1 S2 S3

    OUTPUT OUTPUT OUTPUT OUTPUT

    R0 R1 R2 R3

    cpy
    Y0 Y1 Y2 Y3
    INPUT VCC INPUT VCC INPUT VCC INPUT VCC

    ciy ocpy0 ocpy1 ocpy2 ocpy3 iny0 iny1 iny2 iny3 cix
    inst3

    Y0 Y1 Y2 Y3 CPY
    inst1

    OUTy0 OUTy1 OUTy2 OUTy3

    INPUT VCC

    INPUT VCC

    INPUT VCC

    INPUT VCC

    S3

    S4

    SO

    S1

    S2

    INPUT VCC

    Y2

    X2

    Y3

    Y1

    Y0

    X3

    X1
    VCC INPUT

    VCC INPUT

    VCC INPUT

    VCC INPUT

    VCC INPUT

    VCC INPUT

    VCC INPUT

    VCC INPUT

    X0

    OPAND a0 a1 a2 a3

    AND
    b0 b1 b2 b3
    inst

    AND0 AND1 AND2 AND3

    OPOR a0 a1 a2 a3

    OUTPUT

    cout

    74153

    OR
    b0 b1 b2 b3
    inst2

    OR0 OR1 OR2 OR3

    A B 1GN 1C0 1C1 1C2 1Y 1C3 2Y 2GN 2C0 2C1 2C2 2C3 MULTIPLEXER inst1

    OUTPUT

    RE0 RE1 RE2 RE3

    OUTPUT OUTPUT

    OREX a0 a1 a2 a3 XOR0

    74153
    A B 1GN 1C0 1C1 1C2 1Y 1C3 2Y 2GN 2C0 2C1 2C2 2C3 MULTIPLEXER inst5
    OUTPUT

    XOR
    b0 b1 b2 b3
    inst3

    XOR1 XOR2 XOR3

    ubc X0 X1 X2 X3 cout R0 R1 R2 R3

    UBC
    Y0 Y1 Y2 Y3
    GND

    INPUT VCC

    INPUT VCC

    INPUT VCC

    INPUT VCC

    INPUT VCC

    INPUT VCC

    S6 S3 S4 S2 S1 S0

    S5

    INPUT VCC

    inst4

    SO

    S4

    S3

    S2

    S1

    You might also like